



**MICROCHIP
M A S T E R ' S**

618 ICD

Audio Spectrum Analyzer PIC18FXXX Hands On Workshop

MPLAB® IDE V6.0

MPLAB ICD 2

MPLAB C18



PIC18FXXX Hands On Workshop Agenda

- PIC18FXXX architecture, peripherals and special features
- PICmicro® product overview including future products
- PIC18FXXX development tool overview
- Audio Spectrum Analyzer Demo Board design
- Lab 1 - Install MPLAB 6.0, MPLAB ICD 2, MPLAB C18, Demo Board, Create Project, Compile and Run, Display Message
- Lab 2 - Develop a traffic light
- Lab 3 - A/D Sampling ISR, Fill A/D sample buffer
- Lab 4 - Apply DFT to A/D sample buffer, scale and display DFT results.
- Lab 5 - Extra credit- Add Automatic Gain Control



PIC18FXXX Workshop

Appendix A-D

- The following Appendix topics are available for your reference, but will not be presented today:
 - **Appendix A:** Optimizing C source code for compiler efficiency
 - **Appendix B:** PIC18FXXX Instruction Set, PIC16/17 migration
 - **Appendix C:** PIC18FXXX Flash Programming Tips
 - **Appendix D:** PIC18FXXX Peripheral Calculation Spreadsheet



Microchip Technology Inc.



Company Overview



**MICROCHIP
MASTER'S**

Corporate Overview

- Leading semiconductor manufacturer:
 - of high-performance, **field-programmable** 8-bit & 16-bit RISC Microcontrollers
 - of Analog & Interface products
 - of related Memory products
 - for high-volume embedded control applications
- **\$572 million** in product sales in FY02
- More than **3,000 employees**
- Headquartered near Phoenix in **Chandler, AZ**



“The Silicon Desert”




History of the PICmicro[®] Microcontroller

- 1989** Pioneered field-programmable MCU: PIC16C5X family
- 1990** Shipped 1 millionth OTP PICmicro[®] device
- 1991** Introduced MPLAB[®] IDE -- the world's first Windows 3.0 based development system
- 1992** Offered ROM program memory to PICmicro customer base
- 1994** Introduced *Enhanced* FLASH PICmicro MCUs
- 1996** Introduced the world's first 8-pin microcontrollers
Ranked #5 in 8-bit MCU market share
- 1997** Achieved #2 ranking in 8-bit MCU market share
- 1999** Introduced PIC18CXXX enhanced core architecture
Shipped 1 billionth PICmicro MCU
- 2000** Announced comprehensive FLASH PICmicro product roadmap
- 2001** Shipped 200,000th development system
- 2002** Shipped 2 billionth PICmicro MCU



**MICROCHIP
MASTER'S**

Annual Net Sales Growth





**MICROCHIP
MASTERS**

Worldwide Manufacturing Locations

Washington

Fab 3
710K sq feet

**Shanghai
Assembly &
Test**

80 K sq feet

Arizona Corp. HQ

Fab 1
270 K sq feet


Fab 2
178 K sq feet

**Bangkok
Assembly &
Test Facility**

190K sq feet



Existing PICmicro® MCU Core and Peripheral Blocks





**MICROCHIP
M A S T E R ' S**

Microcontroller Market Pyramid


PIC18CXXX Enhanced MCU Core


PIC17CXXX
High-Performance
Family

PIC16CXX
Mid-Range Family

PIC16C5X
Baseline Family

PIC12CXXX
8-Pin Family





**MICROCHIP
MASTER'S**

PICmicro® Strategic Directions

New Process Development

2.0 to 5.5 volts - 0.4 micron
1.8 to 3.6 volts - 0.18 micron
H.V. Foundry

PIC® Product Solutions



**Tools
Pri. 1 - 8**

PIC18C01 Emulator

**Development Tools:
Whole Product**

ROMs

8

ROM

CSICs & Verticals

HCS101/201
HCS365/370
HCS412

7

CSIC & Verticals

Connectivity RF and Wired

PIC18F458/258 (CAN)
PIC16C745/765 (USB)
PIC16C432/433 (LIN)
rfPIC12C509AF/G

6

Connectivity

8-Pin PIC MCUs High Integration

PIC12F629
PIC12F675

5

Up-Integration

1

Tech Driver

High Density Memory

ROMless,
FLASH

PIC18C801
PIC18F8720

2

Large Memory

Adv. Mixed Signal, HV or HI

PIC16C773/774 (12 bit)
PIC16C712/716

PIC16C717/770/771 (12 bit)

PIC16C432/433 (LIN)

PIC16C925/926 (LCD)

PIC16C781/782

3

Advanced Analog

Compute Intensive

Compute Intensive

PIC18F452/442/252/242
dsPICä 30F


4



PICmicro[®] MCU Product Migration Path Today


159 Products

- Enhanced FLASH, OTP (EPROM), EEPROM and ROM program memory
- Superior Analog functionality
- Industry's strongest product and family migration path





PICmicro® 8-Pin Families



PIC12C508A
PIC12C509A
PIC12CE518
PIC12CE519


PIC12C672
PIC12C671
PIC12CE673
PIC12CE674

PIC12F629
PIC12F675



**MICROCHIP
MASTER'S**

PICmicro® 18-Pin Families



PIC16CR620A
PIC16C620A
PIC16C621A
PIC16C622A
PIC16CE623
PIC16CE624
PIC16CE625


PIC16C710
PIC16C711
PIC16C712
PIC16C715
PIC16C716
PIC16F87
PIC16F88

PIC16F627
PIC16F628
PIC16F84A
PIC16F818
PIC16F819



**MICROCHIP
MASTER'S**

PICmicro® 20-Pin Families



PIC16C717
PIC16C770
PIC16C771


PIC16C781
PIC16C782

PIC18F1320
PIC18F1220




**MICROCHIP
MASTER'S**

PICmicro® 28-Pin Families




PIC16CR63	PIC16CR72	PIC16F73	PIC18F242	PIC18F248
PIC16C62B	PIC16C72A	PIC16F76	PIC18F252	PIC18F258
PIC16C63A	PIC16C73B	PIC16F870	PIC18F2450	PIC18C242
PIC16C66	PIC16C76	PIC16F872	PIC18F2550	PIC18C252
PIC16C642	PIC16C773	PIC16F873/A	PIC18F2220	
	PIC16C745	PIC16F876/A	PIC18F2320	



**MICROCHIP
MASTER'S**

PICmicro® 40-Pin Families




PIC16CR65	PIC16C74B	PIC16F74	PIC18F442	PIC18F448
PIC16C65B	PIC16C77	PIC16F77	PIC18F452	PIC18F458
PIC16C67	PIC16C774	PIC16F871	PIC18F4450	PIC18C442
PIC16C662	PIC16C765	PIC16F874/A	PIC18F4550	PIC18C452
		PIC16F877/A	PIC18F4220	
			PIC18F4320	



Quad Flat No Lead (QFN)


- Moving into a JEDEC standard environment
- JEDEC is naming them:
 - QFN (ala 28/40 lead)
 - Quad Flat No Lead
 - DFN (ala 8 lead)
 - Dual Flat No Lead
- MCHP package ordering names will not change
 - /ML and /MF





**MICROCHIP
MASTER'S**

Cumulative PICmicro[®] Shipment (Millions of Units)





**MICROCHIP
MASTER'S**

Thousands of Customers

Consumer

Black & Decker
Coleman
Genie
Goldstar
Hamilton Beach
JVC
Mitsubishi
Panasonic
Philips
Samsung
Sanyo
Sega
Sony
Sunbeam
Toshiba
Whirlpool

Automotive

BMW
Ford
Delphi
Honda
JCI
Lear
Lexus
Mercedes/Benz
Nissan
Robert Bosch
Sagem
Siemens/VDO
Stribel
Toyota
TRW
Valeo

Office Automation

Alps
Apple Computer
Conner
Compaq
DEC
Dell Computer
Hewlett Packard
IBM
Logitech
Microsoft
Mitsumi
NCR
Panasonic
Quantum
Texas Instruments

Telecom

Codex
Ericsson
Kyocera
Motorola
Nokia
Northern
Telecom
Pacific
Monolithics
Pulsecomm
Qualcomm
Rockwell
Sagem
Samsung
Siemens
UDS

Industrial


Allen-Bradley
American Sensors
Banner
Code Alarm
Foxboro
General Electric
Honeywell
ILCO-Unican
Invensys
Pitney Bowes
Tandy
United
Technologies
Wayne Systems
Whirlpool




**MICROCHIP
MASTER'S**

Process Technology Advancements


PIC16C77 (0.9 μ)



PIC16C77 (0.7 μ)*



PIC16F77 (0.5 μ)



* Equivalent device



**MICROCHIP
M A S T E R ' S**


Worldwide 8-bit Microcontroller Market Share - Units

<u>No. Rank</u>	<u>1990 Rank</u>	<u>1991 Rank</u>	<u>1992 Rank</u>	<u>1993 Rank</u>	<u>1994 Rank</u>	<u>1995/96 Rank</u>	<u>1997-00 Rank</u>
1	Motorola	Motorola	Motorola	Motorola	Motorola	Motorola	Motorola
2	Mitsubishi	Mitsubishi	Mitsubishi	Mitsubishi	Mitsubishi	Mitsubishi	Microchip
3	NEC	NEC	Intel	NEC	NEC	SGS-Thomson	NEC
4	Intel	Intel	NEC	Hitachi	Philips	NEC	Hitachi
5	Hitachi	Hitachi	Philips	Philips	Intel	Microchip	ST-Micro
6	Philips	Philips	Hitachi	Intel	Microchip	Philips	Infineon
7	Matsushita	Matsushita	Matsushita	SGS	Zilog	Zilog	Mitsubishi
8	National	SGS-Thomson	SGS	Microchip	SGS	Hitachi	Philips
9	Siemens	Siemens	National	Matsushita	Matsushita	Fujitsu	Toshiba
10	TI	TI	TI	Toshiba	Hitachi	Intel	Atmel
11	Sharp	National	Zilog	National	Toshiba	Siemens	Zilog
12	Oki	Toshiba	Toshiba	Zilog	National	Toshiba	Fujitsu
13	Toshiba	Sony	Siemens	TI	TI	Matsushita	Matsushita
14	SGS-Thomson	Sharp	Microchip	Siemens	Ricoh	TI	Realtek
15	Zilog	Oki	Sharp	Sharp	Fujitsu	National	Samsung
16	Matra MHS	Zilog	Sanyo	Oki	Siemens	Temic	National
17	Sony	Microchip	Matra MHS	Sony	Sharp	Sanyo	Sanyo
18	Fujitsu	Matra MHS	Sony	Sanyo	Oki	Ricoh	Elan
19	AMD	Fujitsu	Oki	Fujitsu	Sony	Oki	TI
20	Microchip	Sanyo	Fujitsu	AMD	Temic	Sharp	Sony

Based on unit shipment volume 1990-2000, Source: Dataquest, July 2001



**MICROCHIP
M A S T E R ' S**



PIC18 Architecture And Peripherals



PIC18 Architecture Features

- High Performance 8-bit RISC CPU
- 40 MHz / 10 MIPs sustained operation
- 2.0V to 5.5V operation
- Linear Program Memory addressing to 2MB
- Linear Data Memory addressing to 4KB
- 3 Data Pointers with 5 addressing modes
- Relative conditional branch instructions



PIC18 Architecture Features (Continued)


- Up to 10MIPS @ 10MHz with 4X PLL
- Enhanced Flash memory
 - 2 Seconds Programming Time
 - Low Cost MPLAB-ICD-II Support
 - Flexible Program Memory Protection
- And Many More...




PIC18 Architecture

Harvard Architecture


- Separate memory spaces for instructions and data
 - Increased throughput
 - Different program and data bus widths are possible






MICROCHIP
MASTER'S
MULWF POSTINC1

PIC18 Block Diagram





MICROCHIP
MASTER'S

PIC18 Architecture

Oscillator

- Various oscillator modes

LP	Low Power Crystal (200KHz max)
XT	Crystal/Resonator (4MHz max)
HS	High Speed Crystal/Resonator (40MHz max)
HS + PLL	HS + 4X PLL (10MHz max)
RC	External RC (4MHz max)
RCIO	RC with OSC2 as I/O (4MHz max)
EC	External Clock (40MHz max)
ECIO	EC with OSC2 as I/O (40MHz max)
INTOSC	Internal RC Oscillator (30/500 kHz, 1/4/8 MHz)

Secondary Oscillator Mode


Modes selected by Configuration registers



MICROCHIP
MASTER'S

PIC18 Architecture Clocking Scheme


- Instruction cycle = 1/4 of clock input frequency
- 100 ns Instruction cycle at 40 MHz clock





PIC18 Architecture Instruction Pipeline


- Allows overlap of fetch and execution
- Makes single cycle execution
- Program branches (e.g. GOTO, CALL or Write to PC) take two or three cycles





PIC18 Architecture

ALU



- Operates on WREG and a Register or Constant
- Multi-Byte calculation using `ADDWFC` etc.



PIC18 Architecture

8 x 8 Hardware Multiplier

- Single Cycle Hardware Multiplier
- Performs
 - WREG X Register
 - WREG X Constant
- 16-bit result stored in PRODH:PRODL
- Integer arithmetic operation
- Unsigned operation



PIC18 Architecture

Computation Performance

Function	Prog Words (estimated)	RAM (estimated)	Max Time (uS) @ 10MIPS
8 x 8 unsigned multiply	1	-	0.1
16 X 16 unsigned multiply	30	7	3
16 X 16 signed multiply	40	8	4
32 x 32 signed multiply	140	18	15
32 / 16 signed divide	450	9	42
Float Add (IEEE 32bit)	320	12	7
Float Mul (IEEE 32bit)	350	13	10
Float Div (IEEE 32bit)	130	14	32
Sqrt (32bit)	320	10	57
Sin (32bit)	420	11	241



**MICROCHIP
MASTER'S**

PIC18 Architecture

Indirect Access

- Indirect Addressing
 - Three 12-bit FSRs
 - FSR_{nH}:FSR_{nL} ($0 \leq n \leq 2$)
- Linear access to 4KB
- Special Instruction to load FSR_n in 2 cycles
- De-reference operations
 - Unchanged
 - Pre/Post Increment
 - Post Decrement
 - Indexed by WREG (signed)

12-bit FSR

GPR (Bank n-1)

GPR (Bank n)


GPR (Bank n+1)



PIC18 Architecture

Stack Memory

- Hardware stack - 31 levels deep
 - Separate memory, pointed by STKPTR
 - Used by **CALL**, **RCALL**, **INT**, **RETURN**, **RETFIE**



- Software stack uses FSRn, not hardware stack
 - Uses general purpose RAM, pointed by FSRn
 - Used to store local variables for re-entrant functions



PIC18 Architecture

Accessing HW Stack

- 5-bit Stack Ptr addresses 21-bit wide stack
- Top-Of-Stack = TOSU:TOSH:TOSL
 - Readable & Writeable => RTOS Friendly
- **PUSH** puts current PC on Top-Of-Stack
- **POP** discards Top-Of-Stack
- When enabled, Stack OV resets the device
- Stack Underflow returns 00000h






**MICROCHIP
MASTER'S**

PIC18 Architecture

Program Memory

- Up to 2M x 8 in size*
- Linear access
- Two Interrupt Vectors
- Self programmable*
- Programmable over entire voltage range
- Flexible Code Protection Modes*
- 100 K erase/writes (typical)*
- > 40 years retention (typical)




* Note: Check your device datasheet



PIC18 Architecture

Program Memory Organization

- Divided into blocks
- 512 bytes of Boot block*
- Block size varies by device
 - 8KB on PIC18F452
- Blocks erased in bulk or 64* bytes
 - Bulk erase in ICSP™ programming mode (4.5 - 5.5V)
- Code protection by block
- Internal Read/Write protection by block



* Note: Check your device datasheet




PIC18 Architecture

Program Memory : Protection


Three types of Protection Scheme:

Code Protection




ICSP programming mode
Read and Write disabled

Internal Read Protection



Reads from same block OK,
reads from other blocks disabled

Internal Write Protection




Self Write to this block are disabled



**MICROCHIP
MASTER'S**

Four Modes:

PIC18 Architecture Program Memory Modes




Note: Check your device datasheet




PIC18 Architecture

Accessing Program Memory

- 21-bit Divided into PCU:PCH:PCL
 - PCL is readable/writeable
 - PCU:PCH is readable/writeable via shadow registers only



- PCL<0> is forced to '0'






PIC18 Architecture

Reading Program Memory

TBLRD Operation





**MICROCHIP
MASTER'S**

PIC18 Architecture

Writing to Program Memory

Table Pointer

TBLPTRU | TBLPTRH | TBLPTRL

```
movff LOW(DATA), TABLAT
```

```
tblwt*+
```

```
movff HIGH(DATA), TABLAT
```

```
tblwt*
```


See Appendix C for more information

TABLAT

HIGH (DATA)

Holding
Latch

LOW (DATA)



Internal Program Memory




PIC18 Architecture

Accessing Program Memory (Cont.)

- **TBLPTR** is used to address program memory
 - Divided in TBLPTRU:TRBLPTRH:TBLPTRL
- **TBLRD** is used to read a byte
- **TBLWT** is used to load write buffer
 - **EECON1** register controls actual write cycle
 - Protected against “run-away” code
- Erase block size 32 or 64 bytes*
- 8 bytes written at a time

* Note: Check your device datasheet



MICROCHIP
M A S T E R ' S

Table Pointer Operations

- To enhance flexibility of table operations, the TBLPTR automatically increment and decrement during read/write operations
- PIC18 devices have 4 modify modes for TBLPTR

`tblwt*`

`tblwt*+`

`tblwt*-`

`tblwt+*`

`tblrd*`

`tblrd*+`

`tblrd*-`

`tblrd+*`

no change

auto post increment

auto post decrement

auto pre increment



PIC18 Architecture


Data EEPROM

- Size ranges from 64 to 1024 bytes
- 1 M erase/write cycles (typical)
- > 40 years retention (typical)
- Read and Written at byte boundary
 - Automatic Erase-Before-Write
- Protection against “run-away” code
- Code Protection And Internal Write Protection
- Accessed via EEADR, EEDATA and EECONn registers



PIC18 Architecture Configuration

- Configuration Registers at 300000h
- Bit(s) enable/define mode(s)
- Written one byte at a time
- Writeable in all modes
 - Special “Configuration Write Protect” bit
- Most bits can be written to either ‘1’ or ‘0’
 - Code, Read and Write Protection bits can be written ‘1’ -> ‘0’ only
 - Bulk Erase required to reset Code, Read and Write Protection bits to a ‘1’



**MICROCHIP
MASTER'S**

Specifying Configuration Information in Source File

- Create “config.asm” file and include in project:

```
#include p18f452.inc
__CONFIG _CONFIG1L,0xFF
__CONFIG _CONFIG1H,_OSCS_OFF_1H&_HSPLL_OSC_1H
__CONFIG _CONFIG2L,_BOR_OFF_2L&_BORV_20_2L&_PWRT_OFF_2L
__CONFIG _CONFIG2H,_WDT_OFF_2H&_WDTPS_128_2H
__CONFIG _CONFIG3L,0xFF
__CONFIG _CONFIG3H,_CCP2MX_OFF_3H
__CONFIG _CONFIG4L,_STVR_ON_4L&_LVP_OFF_4L&_DEBUG_OFF_4L
__CONFIG _CONFIG4H,0xFF
__CONFIG _CONFIG5L,_CP0_OFF_5L&_CP1_OFF_5L&_CP2_OFF_5L&_CP3_OFF_5L
__CONFIG _CONFIG5H,_CPB_OFF_5H&_CPD_OFF_5H
__CONFIG _CONFIG6L,_WRT0_OFF_6L&_WRT1_OFF_6L&_WRT2_OFF_6L&_WRT3_OFF_6L
__CONFIG _CONFIG6H,_WRTC_OFF_6H&_WRTB_OFF_6H&_WRD_OFF_6H
__CONFIG _CONFIG7L,_EBTR0_OFF_7L&_EBTR1_OFF_7L&_EBTR2_OFF_7L&_EBTR3_OFF_7L
__CONFIG _CONFIG7H,_EBTRB_OFF_7H
END
```




**MICROCHIP
MASTER'S**

C Programmer's Interface




Accessing Peripheral Control and Status Bits

- All peripheral control bits set up in `<processor>.h` file as:

<peripheral register name>bits.<bit name>

- Example:
 - GIEH bit of INTCON can be accessed by:
INTCONbits.GIEH



MICROCHIP
MASTER'S

Reset Vector

- Located at 0x00000, compiler automatically initializes variables
- Calls main() after variable initialization
- Loops back and calls main() again if main exits
- Generally, main() should stay in loop and not exit:

```
void main(void){  
    // Place your initialization code here  
  
    while(1){  
        // Place your main loop here  
    }  
}
```



PIC18 Architecture


Interrupt Overview

- Interrupt Sources can individually
 - Assigned to high or low priority vector
 - High Priority Vector at 000008h (Default)
 - Low Priority Vector at 000018h
 - Polled or interrupt driven
- Automatic context save WREG, STATUS and BSR on High Priority Interrupt
- Most interrupts wake processor from sleep
- Fixed interrupt latency is three instruction cycles



**MICROCHIP
MASTER'S**

PIC18 Architecture Interrupt Logic (High Priority Level)






MICROCHIP
MASTER'S

PIC18 Architecture

Interrupt Logic (Low Priority Level)





MICROCHIP
MASTER'S

Interrupt Priority Enable

- **New bit added to the RCON register - IPEN**

R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	LWRT	-	RI	TO	PD	POR	BOR
bit7	6	5	4	3	2	1	0

- **Enables / Disables Interrupt Priority and 16C Compatibility**
 - **If IPEN=0, priority is disabled and the interrupts are compatible with 16C (default)**
 - **If IPEN=1, priority is enabled and the interrupts are NOT compatible with 16C**
- **Registers have been added to set priority for each interrupt source, except INT0.**



**MICROCHIP
M A S T E R ' S**

Peripheral Interrupt Control Registers

PIR1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit7		6	5	4	3	2	1	0
PIE1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit7		6	5	4	3	2	1	0
IPR1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit7		6	5	4	3	2	1	0
PIR2	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	-	-	-	-	BCLIF	LVDIF	TMR3IF	CCP2IF
bit7		6	5	4	3	2	1	0
PIE2	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	-	-	-	-	BCLIE	LVDIE	TMR3IE	CCP2IE
bit7		6	5	4	3	2	1	0
IPR2	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
	-	-	-	-	BCLIP	LVDIP	TMR3IP	CCP2IP
bit7		6	5	4	3	2	1	0



GIE PEIE In Compatibility Mode

- When IPEN=0 Compatibility Mode
 - INTCON<7> is GIE
 - INTCON<6> is PEIE
 - Note: definition exactly same as 16C INTCON

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GIE/GIEH	PEIE/GIEL	TOIE	INT0E	RBIE	TOIF	INT0F	RBIF
bit7	6	5	4	3	2	1	



MICROCHIP
M A S T E R ' S

GIEH & GIEL In Priority Mode

- When IPEN=1 Priority Interrupt Mode
- INTCON<7> is GIEH
- INTCON<6> is GIEL

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GIE/GIEH	PEIE/GIEL	TOIE	INT0E	RBIE	TOIF	INT0F	RBIF
bit7	6	5	4	3	2	1	

- High Priority Interrupt Enable GIEH replaces GIE
- Low Priority Interrupt Enable GIEL replaces PEIE



MICROCHIP
MASTER'S

High Priority Interrupts

- High Priority Vector uses shadow registers for automatic context save / restore:

```
#pragma code HighVector=0x8
```

```
void HighVector (void)
```

```
{ _asm GOTO high_priority_interrupt _endasm }
```


```
#pragma code // return to default code section
```

```
#pragma interrupt high_priority_interrupt save=[symbol]
```

```
void high_priority_interrupt (void){
```

```
    // Place your high priority interrupt code here
```

```
}
```



MICROCHIP
MASTER'S

Low Priority Interrupts

- Low Priority Vector - compiler saves context and restores it with “interruptlow” pragma

```
#pragma code lowVector=0x18
```

```
void LowVector (void)
```

```
{
```

```
_asm GOTO low_priority_interrupt _endasm
```

```
}
```

```
#pragma code
```

```
#pragma interruptlow low_priority_interrupt save=[symbol]
```

```
void low_priority_interrupt (void){
```

```
    // Place your low priority interrupt code here
```

```
}
```



Interrupt Context Save / Restore

- High priority interrupt uses Hardware shadow registers to save and restore WREG,BSR,STATUS.
- Low priority interrupt uses the software stack to manually save WREG,BSR,STATUS.
- You need to add save=[symbol or section] if your ISR is complicated by:
 - Accessing a calculated index within an array
 - Calls other user functions
 - Performs complex math (*,/,float)
 - Accesses a ROM qualified variable



Guidelines for ISR Save Context

ISR Code Behavior

Symbol or Section added to
ISR Save List

Call functions that are also called within main code paths	<code>section(".tmpdata"), PROD</code>
Access values in Program Memory such as an array declared with the ROM keyword	<code>TABLPTR, TABLAT</code>
Performs Multiplication or accesses a calculated index of an array	<code>PROD</code>
Executes Division, 16 bit or greater Multiplication, Floating Point, Scientific functions	<code>section("MATH_DATA")</code>

Example: ISR accesses a calculated array index and executes a division within the ISR:

```
#pragma interrupt sample_adc save=PROD, section("MATH_DATA")
```



Large Arrays and Structures

- Linker attempts to fit each variable into a default 256 byte section
- Need to create a larger protected section for arrays and structures larger than 256 bytes:
- Modify <processor name>.lkr file as follows:

```
DATABANK NAME=gpr2          START=0x200  END=0x2FF
DATABANK NAME=big_array1    START=0x300  END=0x4FF  PROTECTED
DATABANK NAME=gpr5          START=0x500  END=0x5FF
SECTION  NAME=big_array     RAM=big_array1
```



Large Arrays and Structures (cont.)

- Add #pragma to use new section in source.c

```
#pragma udata big_array // select large section
    unsigned char test[456];
#pragma udata // Return to normal section
```

- Access these large (>256 byte) arrays and structures through pointers or a variable based index (array[index] or *array)
 - Avoid fixed element addressing on these large arrays and structures (ex: array[2])
- Pointers are more code efficient than array indexing



**MICROCHIP
MASTER'S**

Peripherals



**MICROCHIP
MASTER'S**

PIC18 Peripherals


- Digital I/O Ports
- Timer0, 1, 2, 3
- Compare/Capture/PWM (CCP)
- Analog-To-Digital Converter
- Analog Comparator
- Addressable USART (AUSART)
- Master Synchronous Serial Port (MSSP)
- External Memory Access (EMA)
- Controller Area Network (CAN)



PIC18 Peripherals


Digital I/O Ports

- Up to 68 bi-directional I/O pins
- High sink/source capability (up to 25mA)
- Direct bit (pin) manipulation (single-cycle)
- Each port pin has:
 - Individual direction control (TRISA~TRISJ)
 - Data Latch (LATA~LATJ - read-modify-writes)
 - Port Register (PORTA~PORTJ reads value on pins)
- All I/O pins have ESD protection




**MICROCHIP
MASTER'S**

Port Latch Block Diagram



I/O pins have ESD protection diodes



**MICROCHIP
MASTER'S**

I/O Pin Direction

- Direction of I/O pins controlled by individual TRIS bits
 - 1 = Input (default power on reset state)
 - 0 = Output
- Example

```
TRISAbits.TRISA5 = 0; // Make RA5 output
TRISB = 0b11110000; // Make RB0:3 outputs,
                    // RB4:7 inputs
```



MICROCHIP
MASTER'S

Reading / Writing I/O Ports


- Reading a I/O port or bit uses the PORT register
 - `if (PORTCbits.RC2) // Execute if RC2 = 1`
 - `if (PORTC == 0b11110000) // Check for F0`
- Writing to an I/O port or bit should use LAT register
 - `LATABits.LATA0 = 1; // Set RA0`
 - `LATB = 0xFF; // Set all of PORTB output
// pins to a logic one`



PIC18 Peripherals

PORTB : Interrupt on Change

- Internal Pull-Ups and Wakeup/Interrupt On Change feature







MICROCHIP
MASTER'S

PIC18 Peripherals

Timer0

- 8-bit/16-bit Timer/Counter
 - 16-bit Read and Writes
- 8-bit Software Programmable Prescaler
- Internal or External clock select
- Interrupt on overflow from **FFh/FFFFh** to **00h**





MICROCHIP
MASTER
TOCON

Timer 0 Setup

							bit 0
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0

TMR0ON	Timer 0 On/Off Control 1 = Enables Timer 0 0 = Stops Timer 0								
T08BIT	Timer 0 8-bit / 16-bit Select 1 = Timer 0 configured for 8-bit mode 0 = Timer 0 configured for 16-bit mode								
T0CS	Timer 0 Clock Source Select 1 = Transition on T0CKI pin (counter mode) 0 = Internal Instruction cycle (timer mode)								
T0SE	Timer 0 Source Edge Select 1 = Increment on High -> Low T0CKI transition 0 = Increment on Low -> High T0CKI transition								
PSA	Timer 0 Prescaler Assignment 1 = Timer 0 Prescaler is NOT assigned, prescaler bypassed 0 = Timer 0 Prescaler assigned and enabled								
T0PS2:T0PS0	Timer 0 Prescaler Selection <table border="0"> <tr> <td>111 = 1:256</td> <td>011 = 1:16</td> </tr> <tr> <td>110 = 1:128</td> <td>010 = 1:8</td> </tr> <tr> <td>101 = 1:64</td> <td>001 = 1:4</td> </tr> <tr> <td>100 = 1:32</td> <td>000 = 1:2</td> </tr> </table>	111 = 1:256	011 = 1:16	110 = 1:128	010 = 1:8	101 = 1:64	001 = 1:4	100 = 1:32	000 = 1:2
111 = 1:256	011 = 1:16								
110 = 1:128	010 = 1:8								
101 = 1:64	001 = 1:4								
100 = 1:32	000 = 1:2								



**MICROCHIP
MASTER'S**

PIC18 Peripherals


Timer1 and Timer3

- 16-bit Timer / Counter
- Consists of two readable and writeable 8-bit registers
 - 16-bit Read / Write mode eliminates hazards
- $\div 1$, $\div 2$, $\div 4$, or $\div 8$ Prescaler
- Timer, Synchronous or Asynchronous Counter
- Timer1 can also operate from an external crystal with its built in oscillator feature.
- Interrupt on overflow from **FFFFh** to **0000h**



**MICROCHIP
MASTER'S**


PIC18 Peripherals Timer1 and Timer3 (Continued)





PIC18FXXX MCU Peripherals

TMR1 as a Real Time Clock




Preload TMR1H register for faster overflows:

TMR1H=80h → 1 second overflow

TMR1H=C0h → 0.5 second overflow

See Application Note AN580 for more info.



MICROCHIP
MASTER
T1CON

Timer 1 Setup

							bit 0
RD16	-	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNCH	TMR1CS	TMR1ON

RD16	16-bit Read/Write Mode Enable 1 = Enables Read/Write of Timer 1 in one 16-bit operation 0 = Enables Read/Write of Timer 1 in two 8-bit operations
T1CKPS1:T1CKPS0	Timer 1 Input Clock Prescale Selection 11 = 1:8 01 = 1:2 10 = 1:4 00 = 1:1
T1OSCEN	Timer 1 Oscillator Enable 1 = Timer 1 oscillator is enabled 0 = Timer 1 oscillator is disabled
T1SYNCH	Timer 1 External Clock Synchronization Selection 1 = Do NOT synchronize external clock 0 = Synchronize external clock input
TMR1CS	Timer 1 Clock Source Selection 1 = External clock from RC0/T1OSC0/T13CKI (counter) 0 = Internal Instruction Cycle
TMR1ON	Timer 1 On / Off Selection 1 = Enables Timer 1 0 = Disables Timer 1



PIC18 Peripherals


Timer2 and Timer4


- 8-bit Timers with prescaler and postscaler
- TMR2 used as time base for PWM mode of CCP module
- TMR2/TMR4 are readable & writable
- TMR2/TMR4 increments until they match period PR2/PR4, then resets to 00h
- TMR2/TMR4 match with PR2/PR4 generates an interrupt through postscaler
- TMR2 can serve as baud clock for MSSP



PIC18 Peripherals

TMR2 Timer: Period Register





**MICROCHIP
MASTER'S**

Timer 2 Setup

T2CON Register Format


bit 7							bit 0
-	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0

TOUTPS<3:0>	Select Timer 2 Postscaler: 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale
TMR2ON	Timer 2 On / Off Control: 0 = Timer 2 is Off 1 = Timer 2 is On
T2CKPS1	Select Timer 2 Prescaler: 00 = Prescaler is 1 01 = Prescaler is 4 1X = Prescaler is 16



PIC18 Peripherals

TMR4 Timer: Period Register






**MICROCHIP
MASTER'S**

Timer 4 Setup

T4CON Register Format

bit 7							bit 0
-	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0

T4OUTPS<3:0>	Select Timer 4 Postscaler: 0000 = 1:1 Postscale 0001 = 1:2 Postscale 1111 = 1:16 Postscale
TMR4ON	Timer 4 On / Off Control: 0 = Timer 4 is Off 1 = Timer 4 is On
T4CKPS1	Select Timer 4 Prescaler: 00 = Prescaler is 1 01 = Prescaler is 4 1X = Prescaler is 16



MICROCHIP
MASTER'S

Timer 2 Interrupts

RCON Register


bit 7							bit 0
IPEN	-	-	~RI	~TO	~PD	~POR	~BOR

IPEN	Interrupt Priority Level Enable: 1 = Enable Interrupt Priority Levels 0 = Disable Interrupt Priority Levels
-------------	--

INTCON Register

bit 7							bit 0
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF

GIE/GIEH	Global Interrupt Enable	
	IPEN=0 1 = Enable Unmasked Interrupts 0 = Disable all interrupts	IPEN=1 1 = Enables High Priority Interrupts 0 = Disables High Priority Interrupts
PEIE/GIEL	Peripheral Interrupt Enable	
	IPEN = 0 1 = Enables Unmasked Peripheral Interrupts 0 = Disables Peripheral Interrupts	IPEN = 1 1 = Enables Low Priority Interrupts 0 = Disables Low Priority Interrupts



MICROCHIP
MASTHEAD

Timer 2 Interrupts Continued

PIR1 (Peripheral Interrupt Request Flag) Register

bit 7							bit 0
PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF

TMR2IF

Timer 2 to PR2 Match Interrupt Flag
 1 = TMR2 to PR2 Match Interrupt Occurred
 0 = No TMR2 to PR2 Match Occurred

PIE1 (Peripheral Interrupt Enable) Register

bit 7							bit 0
PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE

TMR2IE


Timer 2 to PR2 Match Interrupt Enable
 1 = Enable TMR2 to PR2 Match Interrupts
 0 = Disable TMR2 to PR2 Match Interrupts

IPR1 (Peripheral Interrupt Priority) Register

bit 7							bit 0
PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP

TMR2IP

Timer 2 to PR2 Match Interrupt Priority Selection
 1 = TMR2 to PR2 Match Assigned to High Priority Interrupt
 0 = TMR2 to PR2 Match Assigned to Low Priority Interrupt




MICROCHIP
MAGISTER

TMR2 Initialization Example

- 200 uS / 5 Khz high priority interrupt, 40 Mhz clock / 10 Mhz instruction clock:

```
T2CON = 0b00001101; // 4:1 pre 2:1 postscale
PR2 = 249; // 250 count TMR2 period
RCON = 0b10000000; // Enable Priority
PIE1 = 0b00000010; // Enable TMR2 interrupt
IPR1 = 0b00000010; // TMR2 high priority
PIR1bits.TMR2IF = 0; // Optional to eliminate
TMR2 = 0; // first interrupt
INTCON = 0b10000000; // Turn on interrupts
```

$10,000,000 / (4 \text{ (prescale)} * 2 \text{ (postscale)} * 250 \text{ (period)}) = 5,000$
Khz or 200 uS period



MICROCHIP
TECHNOLOGY

Timer 2 ISR Example


- Test and Clear PIR1bits.TMR2IF:

```
void high_priority_interrupt(void) {
    if (PIR1bits.TMR2IF) {
        PIR1bits.TMR2IF = 0;
        // execute Timer 2 service code here
    }
    else if (<other high priority peripherals>) {
        // Clear other peripheral bits
        // execute peripheral service code here
    }
    else Reset(); // Hit interrupt without valid
}                // flag - illegal condition so restart
```




MICROCHIP

PIC18 Peripherals CCP Module: PWM Mode



- 10-bit resolution, can trade for speed (40 Mhz operation)
- 39.06 kHz @ 10-bit
- 156.25 kHz @ 8-bit
- 312.5 kHz @ 7-bit





PIC18 Peripherals


CCP Module: Input Capture Mode

- Captures 16-bit TMR1 value when an event occurs on CCPx pin:
 - Every falling edge
 - Every rising edge
 - Every 4th rising edge
 - Every 16th rising edge
- Capture generates an interrupt



PIC18 Peripherals

CCP Module: Input Capture Mode (*continued*)





PIC18 Peripherals


CCP Module: Output Compare Mode


- 16-bit CCPRx register value is compared to TMR1, and on match the CCPx pin is
 - Driven High/Low
 - Toggled
 - Unchanged
- Compare match generates interrupt
- Special event trigger clears TMR1 and can start A/D conversion



PIC18 Peripherals

CCP Module: Output Compare Mode (continued)






MICROCHIP
MASTERCLASS
CCP1CON

CCP1 Setup

							bit 0	
	-	-	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0

DC1B1:DC1B0	<p>(2) LSBs of PWM Duty Cycle PWM Mode -> (2) LSBs of a 10-bit Duty Cycle. The upper (8) bits (DC19:DC12) of the duty cycle are found in CCPR1L</p> <p>Capture/Compare Modes -> Unused</p>
CCP1M3:CCP1M0	<p>CCP1 Mode Selection 0000 = Capture/Compare/PWM 1 Disable (resets CCP1 module) 0001 = Reserved 0010 = Compare Mode, Toggle CCP1 output on match 0011 = Reserved 0100 = Capture Mode, every falling edge 0101 = Capture Mode, every rising edge 0110 = Capture Mode, Every 4th rising edge 0111 = Capture Mode, Every 16th rising edge 1000 = Compare Mode, force CCP1 output High on match 1001 = Compare Mode, force CCP1 output Low on match 1010 = Compare Mode, CCP1 output unchanged 1011 = Compare Mode, Trigger Special Event 11XX = PWM Mode</p>

Note: Pin defaults to '0' when capture mode is engaged



MICROCHIP
MASTERCLASS
CCP2CON

CCP2 Setup

							bit 0	
	-	-	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0

DC2B1:DC2B0	<p>(2) LSBs of PWM Duty Cycle PWM Mode -> (2) LSBs of a 10-bit Duty Cycle. The upper (8) bits (DC29:DC22) of the duty cycle are found in CCPR2L</p> <p>Capture/Compare Modes -> Unused</p>
CCP2M3:CCP2M0	<p>CCP2 Mode Selection</p> <p>0000 = Capture/Compare/PWM 1 Disable (resets CCP2 module) 0001 = Reserved 0010 = Compare Mode, Toggle CCP2 output on match 0011 = Reserved 0100 = Capture Mode, every falling edge 0101 = Capture Mode, every rising edge 0110 = Capture Mode, Every 4th rising edge 0111 = Capture Mode, Every 16th rising edge 1000 = Compare Mode, force CCP2 output High on match 1001 = Compare Mode, force CCP2 output Low on match 1010 = Compare Mode, CCP2 output unchanged 1011 = Compare Mode, Trigger Special Event 11XX = PWM Mode</p>


Note: Pin defaults to '0' when capture mode is engaged




**MICROCHIP
MASTER'S**

PIC18 Peripherals

10-bit ADC - Block Diagram



- Up to 16 ch.
- 10-bit ± 1 LSb
- Conversion during SLEEP
- Internal Or External Reference
- Up to 25ksp/s
 - 34 ksp/s without channel change




MICROCHIP
MASTER
CLASS
ADCON0

A/D Setup ADCON0

							bit 0
ADCS1	ADCS0	CSH2	CHS1	CHS0	GO_DONE	-	ADON

<p>ADCS1:ADCS0</p> <p>Also</p> <p>ADCON1 ADCS2</p>	<p>A/D Conversion Clock Select (ADCON1 contains ADCS2)</p> <p>ADCON1.ADCS2 = 0 ADCON1.ADCS2 = 1</p> <p>00 = FOSC/2 00 = FOSC/4</p> <p>01 = FOSC/8 00 = FOSC/16</p> <p>10 = FOSC/32 00 = FOSC/64</p> <p>11 = Frc Internal RC Oscillator 11 = Frc Internal RC Oscillator</p>
<p>CH2:CH0</p>	<p>Analog Channel Select Bits</p> <p>000 = Channel 0, AN0</p> <p>001 = Channel 1, AN1</p> <p>010 = Channel 2, AN2</p> <p>011 = Channel 3, AN3</p> <p>100 = Channel 4, AN4</p> <p>101 = Channel 5, AN5</p> <p>110 = Channel 6, AN6</p> <p>111 = Channel 7, AN7</p>
<p>GO_DONE</p>	<p>A/D Conversion Status and Conversion Start</p> <p>1 = Conversion in progress, set this bit to start a conversion</p> <p>0 = Conversion complete, result in ADRES, cleared by A/D converter</p>
<p>ADON</p>	<p>A/D Converter On / Off Selection</p> <p>1 = Enables A/D Converter</p> <p>0 = Disables A/D Converter</p>



MICROCHIP
MASTER
ADCON1

A/D Setup ADCON1

							bit 0
ADFM	ADCS2	-	-	PCFG3	PCFG2	PCFG1	PCFG0

ADFM	A/D Result Format Selection 1 = Right Justified, (6) MSBs of ADRESH are '0' 0 = Left Justified, (6) LSBs of ADRESL are '0'											
ADCS2	See ADCON0 for Conversion Clock Selection											
PCFG3:PCFG0	Analog Port Configuration Control											
	<3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C / R
	0000	A	A	A	A	A	A	A	A	VDD	VSS	8 / 0
	0001	A	A	A	A	VREF+	A	A	A	AN3	VSS	7 / 1
	0010	D	D	D	A	A	A	A	A	VDD	VSS	5 / 0
	0011	D	D	D	A	VREF+	A	A	A	AN3	VSS	4 / 1
	0100	D	D	D	D	A	D	A	A	VDD	VSS	3 / 0
	0101	D	D	D	D	VREF+	D	A	A	AN3	VSS	2 / 1
	011x	D	D	D	D	D	D	D	D	—	—	0 / 0
	1000	A	A	A	A	VREF+	VREF-	A	A	AN3	AN2	6 / 2
	1001	D	D	A	A	A	A	A	A	VDD	VSS	6 / 0
	1010	D	D	A	A	VREF+	A	A	A	AN3	VSS	5 / 1
	1011	D	D	A	A	VREF+	VREF-	A	A	AN3	AN2	4 / 2
	1100	D	D	D	A	VREF+	VREF-	A	A	AN3	AN2	3 / 2
	1101	D	D	D	D	VREF+	VREF-	A	A	AN3	AN2	2 / 2
	1110	D	D	D	D	D	D	D	A	VDD	VSS	1 / 0
	1111	D	D	D	D	VREF+	VREF-	D	A	AN3	AN2	1 / 2




Configuring Inputs as Digital or Analog

- Pins defined as digital enable the digital input buffer
 - Avoid voltages that reside below V_{IH} and above V_{IL} to prevent excessive current
 - PORT pin reads reflect the pin state
- Pins defined as analog disable the digital input buffer
 - Any voltage below V_{DD} and above V_{SS} is fine
 - PORT pin reads will always be '0'
- All pins (D or A) can be digital outputs



PIC18 Peripherals

Analog Comparators Module





- Two Analog Comparators
- Programmable on-chip voltage reference
- Eight Programmable modes of operation
- Operates in SLEEP mode
- Generates interrupt / wake-up on output change
- Comparator output pin available



PICmicro MCU Peripherals


Analog Comparator Module (*continued*)






PIC18 Peripherals

Internal VREF: Block Diagram



- 24 or 32 step sizes
- Internal or External Voltage Reference
- Can be used as a D/A converter
- VREF can be directed to an output pin

Note: Check your device datasheet for availability




MICROCHIP
MASTER
CLASS
CMCON

Comparator Setup

							bit 0
C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0

C2OUT	Comparator 2 Output Selection C2INV = 0: C2INV = 1: 1 = C2 Vin+ > C2 Vin- 1 = C2 Vin+ < C2 Vin- 0 = C2 Vin+ < C2 Vin- 0 = C2 Vin+ > C2 Vin-
C1OUT	Comparator 1 Output Selection C1INV = 0: C1INV = 1: 1 = C1 Vin+ > C1 Vin- 1 = C1 Vin+ < C1 Vin- 0 = C1 Vin+ < C1 Vin- 0 = C1 Vin+ > C1 Vin-
C2INV	Comparator 2 Output Inversion 1 = C2 Output inverted 0 = C2 Output not inverted
C1INV	Comparator 1 Output Inversion 1 = C1 Output inverted 0 = C1 Output not inverted
CIS	Comparator 1 Input Switch (when CM<2:0> = 110) 1 = C1 Vin- connects to RF5/AN10, C2 Vin- connects to RF3/AN8 1 = C1 Vin- connects to RF6/AN11, C2 Vin- connects to RF4/AN9
CM<2:0>	Comparator Mode Selection See Comparator Mode Figure



MICROCHIP
MASTER
CLASS
CVRCON

Comparator Reference Setup

							bit 0
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0

CVREN	<p>Comparator Voltage Reference Enable 1 = Enables CVREF Circuit, reference ON 0 = Disables CVREF Circuit, reference OFF</p>
CVROE	<p>Comparator Output Enable 1 = CVREF Voltage also driven onto RF5/CVREF pin 0 = CVREF disconnected from RF5/CVREF pin Note: TRISF<5> must be set to a '1' (input)</p>
CVRR	<p>Comparator VREF Source Selection 1 = 0.00 CVRSRC to 0.75 CVRSRC with CVRSRC/24 step 0 = 0.25 CVRSRC to 0.75 CVRSRC with CVRSRC/32 step</p>
CVR3:CVR0	<p>Comparator VREF Value Selection When CVRR = 1 $CVREF = (CVR<3:0>/24) * CVRSRC$</p> <p>When CVRR = 0 $CVREF = (0.25 + (CVR<3:0>/32)) * CVRSRC$</p>




**MICROCHIP
MASTER'S**


PIC18 Peripherals


Addressable USART (AUSART)

- Full-duplex Asynchronous Or Half-duplex Synchronous
- 9-bit Addressable mode
- Double-buffered transmit and receive buffers
- Separate transmit and receive interrupts
- Dedicated baud rate generator
- Max bit rates @ 40MHz
 - Asynchronous: 625 kbps / 2.5 Mbps
 - Synchronous: 10 Mbps



PIC18 Peripherals USART Block Diagram






MICROCHIP
MASTERCLASS
TXSTA

UART Tx Setup

CVREN	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	bit 0
-------	-----	------	------	---	------	------	------	-------

CSRC	Clock Source Selection (synch mode only) 1 = Master mode, clock generated by internal BRG 0 = Slave mode, clock derived from external						
TX9	9-bit / 8-bit Mode Transmission Selection 1 = 9-bit Transmission Format 0 = 8-bit Transmission Format						
TXEN	Transmit Enable (overridden by SREN/CREN in SYNC mode) 1 = Transmitter Enabled 0 = Transmitter Disabled						
SYNC	Synchronous / Asynchronous Selection 1 = Synchronous Mode 0 = Asynchronous Mode						
BRGH	High / Low Baud Rate Selection 1 = High Speed Baud Rate, FOSC / 16 0 = Low Speed Baud Rate, FOSC / 64						
TRMT	Transmit Shift Register Status 1 = Transmit Shift Register Empty 0 = Transmit Shift Register Full						
TX9D	9th Bit of Transmit Data (valid only in 9-bit mode) Written before TXREG, used for parity or address/data						



MICROCHIP
MASTER 947
RCSTA

UART Rx Setup

							bit 0	
	SPEN	RXD	SREN	CREN	ADDEN	FERR	OERR	RX9D

SPEN	Serial Port Enable 1 = Serial Port Enabled, Uses RX and TX as serial port pins 0 = Serial Port Disabled, RX and TX general purpose I/Os
RX9	9-bit / 8-bit Mode Reception Selection 1 = 9-bit Reception Format 0 = 8-bit Reception Format
SREN	Single Receive Enable (Synchronous Mode Only) 1 = Enable a Single Receive 0 = Disable Single Receive, cleared when reception completed
CREN	Continuous Receive Enable 1 = Enables Receiver; Continuous Reception in Synch mode, overriding SREN 0 = Disables Receiver in Asynchronous Mode, SREN controls Synch mode
ADDEN	Address Detect Enable 1 = Enables 9-bit Address Detection, Interrupt and load RCREG when bit 9 is '1' 0 = Disables Address Detection, all bytes received
FERR	Framing Error 1 = Framing Error Occurred in this byte, clear by read RCREG + receive next byte 0 = No Framing Error
OERR	Overrun Error 1 = Overrun Error, cleared by clearing CREN 0 = No Overrun Error
RX9D	9th Bit of Received Data (valid only in 9-bit mode) Read before TXREG, used for parity or address/data



MICROCHIP
MASTER'S

UART Baud Rate Generator

- Separate Resource does not use any timers
- Divides (FOSC / 16 or 64) by 1 to 256

$$\text{Baud Rate} = \frac{\text{FOSC}}{64 * (\text{SPBRG} + 1)}$$

Low Speed Mode
TXSTAbits.BRGH = 0

$$\text{Baud Rate} = \frac{\text{FOSC}}{16 * (\text{SPBRG} + 1)}$$

High Speed Mode
TXSTAbits.BRGH = 1



MICROCHIP
MASTER'S

UART Buffers

- Load TXREG with byte to be transmitted
 - Buffer empty ONLY when PIR1bits.TXIF is set
- Read received byte from RCREG
 - Received data ONLY when PIR1bits.RCIF is set


```
void putchar(value){  
    while (PIR1bits.TXIF == 0); // Wait for empty FIFO  
    TXREG = value;  
}
```




PIC18 Peripherals

Master Synchronous Serial Port

- Operates in either SPI™ or I²C™ mode
- SPI Mode
 - Programmable baud rate
 - Maximum baud rates (@ 40MHz)
 - Master: 10 Mbps
 - Slave: 2.5 Mbps Single Byte Tx
 - All four SPI modes supported (0,0;0,1;1,0;1,1)
- I²C Mode
 - Supports standard (100kHz), fast (400kHz), and Microchip's 1MHz I²C standards
 - Hardware Master/Slave implementation



SPI is a trademark of Motorola Semiconductor
I²C is a trademark of Philips Semiconductors




MICROCHIP
MASTER
CLASS
SSPSTAT

MSSP SPI Mode Setup

							bit 0
SMP	CKE	D_A	P	S	R_W	UA	BF

SMP	Input Sample Control 1 = Input sampled at the end of data output time 0 = Input sampled at the middle of data output time
CKE	Clock Edge Selection If CKP = 0 1 = Data transmitted on SCLK rising edge 0 = Data transmitted on SCLK falling edge If CKP = 1 1 = Data transmitted on SCLK falling edge 0 = Data transmitted on SCLK rising edge
D_A	Data / Address bit used ONLY in I2C mode, unused in SPI mode
P	Stop bit used ONLY in I2C mode, unused in SPI mode
S	Start bit used ONLY in I2C mode, unused in SPI mode
R_W	Read / Write bit used ONLY in I2C mode, unused in SPI mode
UA	Update Address bit used ONLY in I2C mode, unused in SPI mode
BF	Buffer Full (Receive mode only) 1 = Receive complete, SSBUF is full 0 = Receive not complete, SSBUF is empty



MICROCHIP
MASTER **CLASS**
SSPCON1

MSSP SPI Mode Setup Cont.

							bit 0	
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0


WCOL	Write Collision Detection (Master Mode Only – Must be cleared in software) 1 = The SSPBUF register was written while still transmitting a previous word 0 = No write collision
SSPOV	Receive Overflow Indicator (Slave Mode Only – Must be cleared in software) 1 = A new byte has been received from the master before the previous byte was read from SSPBUF. In case of overflow, the data is lost and SSPBUF must be read to clear overflow condition. Slave transmitter applications should also read SSBUF after each byte 0 = No Slave Receive Overflow
SSPEN	Synchronous Serial Port Enable 1 = Enables serial port and configures SCK, SDO, SDI and SS as serial port pins 0 = Disables serial port; allows SCK, SDO SDI and SS to be used as general purpose I/Os
SCP	Clock Polarity Selection 1 = Idle state for clock is a high level 0 = Idle state for clock is a low level
SSPM3:SSPM0	Synchronous Serial Port Mode Selection 0101 = SPI Slave Mode, Clock – SCLK, SS Control Disabled, SS is GPIO 0100 = SPI Slave Mode, Clock = SCLK, SS Control enabled 0011 = SPI Master Mode, Clock = Timer 2 Output / 2 0010 = SPI Master Mode, Clock = FOSC/64 0001 = SPI Master Mode, Clock = FOSC/16 0000 = SPI Master Mode, Clock = FOSC/4 NOTE: Other combinations used in I2C mode or reserved



PICmicro MCU Peripherals

Parallel Slave Port

- Provides an 8-bit interface such that the PICmicro MCU may be used as a peripheral to a microprocessor
- Three I/O on PORTE act as Chip Select, Read, and Write lines
- PORTD is the data bus
- Separate read and write interrupts available
- Currently available on most 40-pin, 14-bit core devices





PICmicro MCU Peripherals


Parallel Slave Port: MCU Interface


- Direct interface to 8-bit microprocessor data bus
- Asynchronous operation (to external world)
- Interrupt generated on external read or write operation on parallel port
- Uses Port D and Port E
 - Port D: Data bus
 - Port E: Control signals (read, write, and chip select)



PICmicro MCU Peripherals

Parallel Slave Port: Block Diagram





MICROCHIP
MASTER 5+7
TRISE

Parallel Slave Port Setup


							bit 0
IBF	OBF	IBOV	PSPMODE	-	TRISE2	TRISE1	TRISE0

IBF	Input Buffer Full Status 1 = A word has been received from the master into PORTD and is waiting to be read 0 = No word has been received from the master
OBF	Output Buffer Full Status 1 = The PORTD output buffer still holds a previously written word 0 = The PORTD output buffer has been read by the master and is now empty
IBOV	Input buffer Overflow Detect Status (Must Be Cleared In Software) 1 = The master wrote a byte before a previously written byte was read from PORTD 0 = No write overflow occurred
PSPMODE	Parallel Slave Port Mode Selection 1 = Enable Parallel Slave Port 0 = Disable Parallel Slave Port, PORTD and PORTE General Purpose I/Os
TRISE2:TRISE0	PORTE, Pins RE2:RE0 Direction Control 1 = RE x set to input 0 = RE x set to output




**MICROCHIP
M A S T E R ' S**

Special Features



**MICROCHIP
MASTER'S**

New Oscillator Modes PIC18F452 Oscillator Block Diagram



Note: FOSC0, FOSC1, FOSC2, and OSCSEN bits are in CONFIG1H (300001h)



PIC18 Special Features

Programmable Low Voltage Detect

- Provides “Early Warning”
- Programmable internal or external reference
 - Up to 14 internal reference voltages (2 - 4.77V)
- Operates during SLEEP
 - Low Voltage condition wakes-up/interrupts MCU
- Software Controlled enable/disable
 - Useful for low power applications



PIC18 Special Features

Programmable Brown-Out RESET

- Monitors operating voltage range
- Resets MCU when V_{DD} is below reference voltage
 - Deasserts RESET after V_{DD} is above reference voltage
 - Programmable internal reference
 - Up to 4 voltages (2.0, 2.7, 4.2, 4.5)
- Enabled via Configuration register



PIC18 Special Features

Watchdog Timer (WDT)


- Recovers from software malfunction
- Resets MCU if not attended on-time
 - Software must clear it periodically (**CLRWDT**)
- Programmable period
 - 18 ms to 3.0 s typical
- Configuration controlled postscaler
- Enabled via Configuration register or Software



PIC18 Special Features

In-Circuit Serial Programming™

- Enhanced In-System Programming Method
- Uses only two pins to send/receive data
- Non-intrusive to normal operation
- Advantages of ICSP™ programming mode
 - Reduce cost of field upgrades
 - Calibrate and Serialize Systems during manufacturing
 - Reduce handling: Important for DIE and fine lead package






MICROCHIP
MASTER'S

PICmicro Line Card

PIC18FXXX Product Migration



PIC18FXXX Product Line Card

PICmicro® MICROCONTROLLER FAMILY PRODUCTS

Product	Program Memory			EEPROM Data Memory Bytes	RAM Bytes	I/O Pins	Packages	Analog		Digital			Max. Speed MHz	ICSP™	BOR/ PBOR	PLVD	CCP/ ECCP	Other Features
	Bytes	OTP/ FLASH Words	ROM Words					8-Bit ADC Channels	Comparators	PWM 10-Bit	Timers/WDT	Serial I/O						
PIC18F300K FLASH MCUs: Upwardly Compatible with PIC18C003/PIC17C700/PIC18C004/PIC18C50/PIC12C002, 77 Instructions, C-compiler Efficient Instruction Set, Software Stack Capability, Table Read/MWrite, 10 MIPS, 4xPLL, Switchable Oscillator Sources, 25mA Source/Sink per I/O (continued)																		
PIC18F448*	16384 (FLASH)	8192x16 (FLASH)	—	256	768	34	40P, 44L, 44PT	8 (10-bit)	2	1/1	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI/ CAN 2.0B	40	✓	✓P	✓	V1	Full CAN 2.0B, 3 transmit buffers, 2 receive buffers, 6 acceptance filters, 2 filter masks, ICD, PSP, Self-Programming
PIC18F452*	32768 (FLASH)	16384x16 (FLASH)	—	256	1536	34	40P, 44L, 44PT	8 (10-bit)	—	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI	40	✓	✓P	✓	2	Self-Programming, PSP, ICD
PIC18F458*	32768 (FLASH)	16384x16 (FLASH)	—	256	1536	34	40P, 44L, 44PT	8 (10-bit)	2	1/1	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI/ CAN 2.0B	40	✓	✓P	✓	V1	Full CAN 2.0B, 3 transmit buffers, 2 receive buffers, 6 acceptance filters, 2 filter masks, PSP, ICD, Self-Programming
PIC18F6620*	65536 (FLASH)	32768x16 (FLASH)	—	1024	3840	52	64PT	12 (10-bit)	2	5	3-16 bit, 2-8 bit, 1-WDT	2 AUSART/ M ² C/SPI	40	✓	✓P	✓	5	PSP, Self-Programming, ICD
PIC18F6720*	131072 (FLASH)	65536x16 (FLASH)	—	1024	3840	52	64PT	12 (10-bit)	2	5	3-16 bit, 2-8 bit, 1-WDT	2 AUSART/ M ² C/SPI	40	✓	✓P	✓	5	PSP, Self-Programming, ICD
PIC18F6620*	65536 (FLASH)	32768x16 (FLASH)	—	1024	3840	68	80PT	16 (10-bit)	2	5	3-16 bit, 2-8 bit, 1-WDT	2 AUSART/ M ² C/SPI	40	✓	✓P	✓	5	PSP, Self-Programming, EMA, ICD
PIC18F6720*	131072 (FLASH)	65536x16 (FLASH)	—	1024	3840	68	80PT	16 (10-bit)	2	5	3-16 bit, 2-8 bit, 1-WDT	2 AUSART/ M ² C/SPI	40	✓	✓P	✓	5	PSP, Self-Programming, EMA, ICD

Abbreviations:


ADC = Analog-to-Digital Converter
 AUSART = Addressable USART
 BOR = Brown-out Detection/Reset
 CAP = Capture
 CCP = Capture/Compare/PWM
 DAC = Digital-to-Analog Converter
 3φ = 3 Phase PWMs
 E2 = EEPROM (Reprogrammable)

ECCP = Enhanced Capture/Compare/PWM
 EMA = External Memory Addressing
 IC = Inter-Integrated Circuit Bus
 ICSP = In-Circuit Serial Programming
 ICD = In-Circuit Debugger
 LVD = Low Voltage Detection
 LINXCVR = Local Interconnection Network Transceiver

M²C/SPI = Master²C/SPI
 PBOR = Programmable Brown-Out Detection/Reset
 PLVD = Programmable Low-Voltage Detection
 PSP = Parallel Slave Port
 PWM = Pulse Width Modulator
 PSMD = Programmable Switch Mode Controller
 SLAC = Slope A/D Converter, up to 16 bits

SMB = System Management Bus
 SPI = Serial Peripheral Interface
 USART = Universal Synchronous/Asynchronous Receiver/Transmitter
 USB = Universal Serial Bus
 V_{REF} = Voltage Reference
 WDT = Watchdog Timer
 ✓P = Programmable

PIC18F242*	16384 (FLASH)	8192x16 (FLASH)	—	256	768	23	28SP, 28SO	5 (10-bit)	—	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI	40	✓	✓P	✓	2	Self-Programming, ICD
PIC18F248*	16384 (FLASH)	8192x16 (FLASH)	—	256	768	23	28SP, 28SO	5 (10-bit)	—	1	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI/ CAN 2.0B	40	✓	✓P	✓	1	Full CAN 2.0B, 3 transmit buffers, 2 receive buffers, 6 acceptance filters, 2 filter masks, ICD, Self-Programming
PIC18F252*	32768 (FLASH)	16384x16 (FLASH)	—	256	1536	23	28SP, 28SO	5 (10-bit)	—	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI	40	✓	✓P	✓	2	Self-Programming, ICD
PIC18F258*	32768 (FLASH)	16384x16 (FLASH)	—	256	1536	23	28SP, 28SO	5 (10-bit)	—	1	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI/ CAN 2.0B	40	✓	✓P	✓	1	Full CAN 2.0B, 3 transmit buffers, 2 receive buffers, 6 acceptance filters, 2 filter masks, ICD, Self-Programming
PIC18F442*	16384 (FLASH)	8192x16 (FLASH)	—	256	768	34	40P, 44L, 44PT	8 (10-bit)	—	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/ M ² C/SPI	40	✓	✓P	✓	2	Self-Programming, PSP, ICD




MICROCHIP
M A

PICmicro 28/40 Pin Device Compatibility


PIN AND CODE COMPATIBILITY CHART (CONTINUED)

28-pin PICmicro® MCU Family



PIC16C62B	PIC16F76	PIC16F876
PIC16CR63	PIC16C642	PIC16F876A
PIC16C63A	PIC16C745	PIC18C242
PIC16C66	PIC16C773	PIC18C252
PIC16CR72	PIC16F870	PIC18F2220
PIC16C72A	PIC16F872	PIC18F2320
PIC16F72	PIC16F873	PIC18F242
PIC16C73B	PIC16F873A	PIC18F252
PIC16C76		PIC18F248
PIC16F73		PIC18F258

40-pin PICmicro® MCU Family



PIC16CR65	PIC16C765	PIC18C442
PIC16C65B	PIC16C774	PIC18C452
PIC16C67	PIC16F871	PIC18F4220
PIC16C662	PIC16F874	PIC18F4320
PIC16C74B	PIC16F874A	PIC18F442
PIC16C77	PIC16F877	PIC18F452
PIC16F74	PIC16F877A	PIC18F448
PIC16F77		PIC18F458



**MICROCHIP
MASTERS**

Future Products

FUTURE MICROCHIP PRODUCTS

PICmicro® MICROCONTROLLER (MCU) PRODUCTS

Product	Program Memory			EEPROM Data Memory Bytes	RAM Bytes	I/O Pins	Packages	Analog		Digital		Max Speed MHz	ICSP™	BOR/ PBOR	PLVD	CCP/ ECCP	Other Features	
	Bytes	OTP/ FLASH Words	ROM Words					8-Bit ADC Channels	Comparators	PWM 10-Bit	Timers/WDT							Serial I/O
PIC18FXXX FLASH MCUs: Upwardly Compatible with PIC18C5X/PIC12CXXX, 4-12 Interrupts, 200ns Instruction Execution, 35 Instructions, 25mA source/sink per I/O																		
PIC18F87	7168 (FLASH)	4096x14 (FLASH)	—	256	368	16	18P, 18SO, 20SS	—	2	1	2-8 bit, 1-16 bit, 1-WDT	AUSART	20	✓	✓	—	1	4 MHz Internal Oscillator, Self-Programming, ICD
PIC18F88	7168 (FLASH)	4096x14 (FLASH)	—	256	368	16	18P, 18SO, 20SS	4 (10-bit)	2	1	2-8 bit, 1-16 bit, 1-WDT	AUSART	20	✓	✓	—	1	4 MHz Internal Oscillator, Self-Programming, ICD
PIC18F818	1792 (FLASH)	1024x14 (FLASH)	—	128	128	16	18P, 18SO	5 (10-bit)	—	1	1x16 bit, 288-bit 1-WDT	I²C/SPI	20	✓	✓	—	1	4 MHz Internal Oscillator, Self-Programming, ICD
PIC18F819	3584 (FLASH)	2048x14 (FLASH)	—	256	256	16	18P, 18SO	5 (10-bit)	—	1	1x16 bit, 288-bit 1-WDT	I²C/SPI	20	✓	✓	—	1	4 MHz Internal Oscillator, Self-Programming, ICD
PIC18FXXX FLASH MCUs: Upwardly Compatible with PIC17C7XX, PIC18CXX/PIC18C5X/PIC12CXXX, 77 Instructions, C-compiler Efficient Instruction Set, Software Break Capability, Table Read/Write, Switchable Oscillator Sources, 4xPLL, 25mA Source/Sink per I/O, 10-12 MIPS																		
PIC18F2220	4096 (FLASH)	2048x16 (FLASH)	—	256	512	23	28P, 28SO	10 (10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	2	Self-Programming, Low Power Modes, 8MHz Internal RC, ICD
PIC18F2320	8192 (FLASH)	4096x16 (FLASH)	—	256	512	23	28SP, 28SO	10 (10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	2	Self-Programming, Low Power Modes, 8MHz Internal RC, ICD
PIC18F2331	8192 (FLASH)	4096x16 (FLASH)	—	128	512	22	28SP, 28SO	5 (10-bit)	—	2-10 bit 1-3q	1-8 bit, 3-16 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	2	Internal Oscillator, Self-Programming, 3-ch, 12-bit Motor PWM, 2-bit Quadrature Encoder, ICD
PIC18F2431	16384 (FLASH)	8192x16 (FLASH)	—	256	768	22	28SP, 28SO	5 (10-bit)	—	2-10 bit 1-3q	1-8 bit, 3-16 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	2	Internal Oscillator, Self-Programming, 3-ch, 12-bit Motor PWM, 2-bit Quadrature Encoder, ICD
PIC18F4220	4096 (FLASH)	2048x16 (FLASH)	—	256	512	34	40P, 44PT	13 (10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	1/1	Self-Programming, PSP, Low Power Modes, 8 MHz Internal RC, ICD
PIC18F4320	8192 (FLASH)	4096x16 (FLASH)	—	256	512	34	40P, 44PT	13 (10-bit)	2	2	3-16 bit, 1-8 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	1/1	Self-Programming, PSP, Low Power Modes, 8 MHz Internal RC, ICD
PIC18F4331	8192 (FLASH)	4096x16 (FLASH)	—	128	512	34	40P, 44PT	9 (10-bit)	—	2-10 bit 1-4q	1-8 bit, 3-16 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	2	Internal Oscillator, Self-Programming, 4-ch, 12-bit Motor PWM, 2-bit Quadrature Encoder, ICD
PIC18F4431	16384 (FLASH)	8192x16 (FLASH)	—	256	768	34	40P, 44PT	9 (10-bit)	—	2-10 bit 1-4q	1-8 bit, 3-16 bit, 1-WDT	AUSART/MPIC/SPI	40	✓	✓P	✓	2	Internal Oscillator, Self-Programming, 4-ch, 12-bit Motor PWM, 2-bit Quadrature Encoder, ICD



MICROCHIP
MASTER'S

Development Tools

MPLAB-IDE V6.0

MPLAB-ICD II

MPLAB C18



PICmicro[®] Microcontroller Development Tools

MPLAB[®]

Integrated Development Environment

Built-in Editor

Source Level Debugger

Project Manager

Languages

Simulators

Emulators/Debuggers

Programmers

Other Tools

MPASM[™]
Assembler

MPLAB[®] SIM
Simulator

MPLAB[®] ICE
In-Circuit Emulator
• ICE2000

PICSTART[®]
Plus
Development Programmer

Third Party

- Programmers
- Emulators
- Compilers
- Development Boards
- Training Tools

MPLINK[™]
Object Linker
MPLIB[™]
Object Librarian

C Compilers

- MPLAB[®] C17
- MPLAB[®] C18

MPLAB[®] ICD
In-Circuit Debugger

PRO MATE[®] II
Production Quality Programmer



New MPLAB® V6.00

Native Windows / 32-Bit implementation

- Color Coded Context Sensitive Text Editor
- Relocatable projects with Win/32 long file names
- Automatic C variable sizing in watch windows
- Arrays and Structures views in watch windows
- Modify file registers within watch windows
- Breakpoint settings persistence
- Improved MPLAB-SIM Simulator speed
- Advanced project manager
- Full Speed USB interface for MPLAB-ICD2
- MPLAB-ICE2000 emulator PROMATE-II programmer and PICSTART PLUS programmer support



MPLAB[®] V6.10 Release

New features planned for this fall..

- Multi- language tools capability with Standardized 3rd party Compiler Interface (Hi-Tech, IAR, CCS)
- V6.00 supports PIC18C/FXXXX and dsPIC30F devices and MPLAB C18 compilers only
- V6.10 adds support for all PIC12/16C/FXXX and 3rd party compilers like Hi-Tech, IAR and CCS

Edit View Project Debugger Programmer Configure Window Help
 \D-data\DEMO\dsp\lab5.c

Source Files

- delay.c
- lcd.c
- dft.asm
- dac.c
- lab5.c

Header Files

Object Files

Library Files

Linker Scripts

\D-data\DEMO\dsp\dft.asm

```

extern FTABLE, IB
global dft, init_

ERRORLEVEL -315
ERRORLEVEL -314

code
dft
banksel BINCOUNT
lfsr 0, FTABLE
lfsr 1, INBUFFER
lfsr 2, IBIN
clrfs BINCOUNT
call loop_bin ; Perform I-bin Multiply and Accumulate oper
lfsr 0, FTABLE+8 ; FSR0 points to the start of cosine frequenc
lfsr 1, INBUFFER ; FSR1 points to the start of the input samp
lfsr 2, QBIN ; FSR2 points to the imaginary frequency sum
clrfs BINCOUNT ; Point to first Q-bin table entry
call loop_bin ; Perform Q-bin Multiply and Accumulate oper
call abs_bin ; Now convert magnatude from 2's complement t
return

correlation macro

```

```

#pragma interruptlow low_priority_interrupt
static void low_priority_interrupt(void) {
}

#pragma interrupt sample_adc
void sample_adc(void) // High priority interrupt
{
    if (PIR1bits.TMR2IF) {
        ConvertADC(); // Start conversion
        PIR1bits.TMR2IF = 0; // Clear interrupt flag

        while(BusyADC()); // Wait for conversion to complete
        INBUFFER[buffer_index] = ReadADC(); // Read ADC result
        buffer_index++; // Point to next buffer location
        if(buffer_index == 32) { // Once you have filled the buffer
            buffer_index = 0; // - Reset buffer index
            start_dft = 1; // - Set start of DFT flag
        }
    }
    else
        Reset();
}

```

Watch

Add SFR | ADCON0 | Add Symbol | QBIN

Address	Symbol Name	Value
0320	IBIN [48]	000C91
0320	[0]	001A51
0323	[1]	001250
0326	[2]	0016E0
0329	[3]	002760
032C	[4]	0028C0
032F	[5]	003010
0332	[6]	0041C1
0335	[7]	0059A1
0338	[8]	0074D0
033B	[9]	009A61
033E	[10]	00D2E0
0341	[11]	014638
0344	[12]	0404F0
0347	[13]	000001
034A	[14]	[48]
034D	[15]	004771
0350	QBIN [48]	004297
0350	[0]	003C71
0353	[1]	004820
0356	[2]	004351
0359	[3]	003F20
035C	[4]	004981
035F	[5]	0047A0
0362	[6]	0047C1
0365	[7]	0050C0
0368	[8]	0053D1
036B	[9]	006710
036E	[10]	007F61
0371	[11]	00DF81
0374	[12]	03ED61
0377	[13]	058C71
037A	[14]	
037D	[15]	

Sine Wave | Magnatude | I and Q Bins | Input Sample Buffer




MPLAB-C18 C Compiler

- ANSI compatible Microchip developed compiler for PIC18FXXX devices
- Compatible with MPASM assembler, MPLINK linker and MPLIB librarian
 - Compatible at object level
 - Supports relocatable objects
 - Effortlessly mix C and Assembly source files
- Full Source Level Debugging using MPLAB V6.0
- Free 30 day copies available on the web
www.microchip.com



Compiler, Assembler and Linker





**MICROCHIP
MASTER'S**


In Circuit Debugger MPLAB-ICD 2

DV164005 ICD 2 Module

\$159 USD

DV164006 ICD 2 Module + PICDEMä II+ \$209 USD

- Full Speed 12 Mb/s USB PC interface
 - Powered supplied by USB port
- In System Serial Programmer
- In Circuit Real-time (C and Assembly) Source Code Debugger Supporting:
 - Single step through C and Assembly
 - Examine and Modify all internal RAM and Peripheral Registers
 - Program Memory Breakpoint
 - Full speed code execution with target clock and peripherals





**MICROCHIP
MASTER'S**

MPLAB ICD 2 Options

- Programmer board enables use as a universal PICmicro programmer
 - Can replace your PICSTART PLUS programmer
- RS-232 interface and power supply for legacy PCs without USB support

DV162049 ICD 2 Universal Programming Module

\$39 USD

DV164007 ICD 2 Module + RS232 + Power Supply

\$188 USD



**MICROCHIP
MASTER'S**

MPLAB-ICE 2000

In Circuit Emulator

- Unlimited Program Breakpoints
- Trigger and Break on Data Memory Read / Write
- (4) Individual Trigger Events
- Programmable System Oscillator 32Khz ~ 25 Mhz
- Code Coverage
- Pass Counter
- 32K Trace Buffer traces program and data memory

ICE 2000 Development System






**MICROCHIP
MASTER'S**

MPLAB ICE 2000 Connectivity

- **Universal pod supports PIC12/16/18**
- **Processor module supports device family**
- **Device Adapter supports package type**
- **Transition Sockets support Surface Mount**
- **Parallel Port PC interface**
- **~\$2,000 for complete system**



**MICROCHIP
MASTER'S**

MPLAB V6.0, MPLAB-ICD-II PIC18FXXX Hands On Exercises

**PIC18FXXX
PIC18FXXX**







**MICROCHIP
MASTER'S**

Hands On Exercises Agenda

- **Lab 1** - Install MPLAB 6.0, MPLAB-ICD II, MPLAB-C18, Connect Demo board
 - Create Project, Compile, Download Code, Get First Demo Up and Running, MPLAB basics
- **Lab 2** - Develop and Debug a traffic light
- **Lab 3** - Develop and Debug A/D sampling ISR
- **Lab 4** - Run DFT() algorithm on A/D Sampling Buffer results and pass array to display routine for graphing
- **Lab 5** - Extra credit- Add Automatic Gain Control using SPI controlled Digital POT



Audio Spectrum Analyzer Board



North / South Switch and Gain Adjust





East / West Switch and Gain Adjust

A/D Channel Selection MIC, RCA, POT










**MICROCHIP
MASTER'S**

Schematics, Page 1







Schematics, Page 2



Title		spectrum analyzer	
Size		90-0088	
B			
Date: 1-20-2004		Eng: Roder B...	



Schematics, Page 3





Install MPLAB V6.00, MPLAB-C18, MPLAB-ICD-II

- Step 1: Connect USB cable of MPLAB ICD 2
- Step 2: Connect power supply to Workshop target board
- Step 3: Install MPLAB IDE, ICD 2, C18
 - • Run “MPLIDEV6.EXE” (MPLAB/32 IDE)
 - • Run “MPICD2.EXE” (MPLAB ICD 2)
 - • Re-boot after MPLAB IDE detect ICD 2
 - • Run “MCC18V20.EXE” (MPLAB C18)



**MICROCHIP
MASTER'S**

Install Workshop Files


- **Step 4: Install workshop files**
 - • Run Workshop.bat, installing workshop files in default directory C:/workshop
- **Step 5: Create your first Project**
 - Verify MPLAB C18 Installation and Paths
 - Create Project, add source files
 - Build Project
 - Download HEX to target, Run
 - LCD display should show a message...




**MICROCHIP
MASTER'S**


Setting Up MPLAB V6.0

- Configure -> Select Device -> PIC18F452



- Debugger -> Select Tool -> MPLAB-ICD 2







MICROCHIP
M S T E

Configuring MPLAB ICD 2

Debugger -> Settings

- Status Tab - Check “Automatically connect at startup”
- Program Tab - Press “Full Range” button and end address set to 0x7DBF







**MICROCHIP
M A S T E R ' S**


Verify Compiler Installation

● Project -> Set Language Tool Locations

MPLAB-C18 Compiler located in C:\mcc18\bin\mcc18.exe

MPLINK Linker located in C:\mcc18\bin\mplink.exe






MICROCHIP
A S - E R

Project Creation


● Project -> New

- Name project lab1 and place in c:\workshop



● Project -> Insert Files

- Add **config.asm**, **delay.c**, **lab1.c**, **lcd.c** located in the c:\workshop directory
- Hold CTL to add files







**MICROCHIP
MASTER'S**

- Project -> Settings
Configure Paths
Include -> c:\mcc18\h
Library -> c:\mcc18\lib
Linker -> c:\mcc18\lkr
Output -> Blank...
- Expect this to be automated in future release

Add Compiler Path Information







**MICROCHIP
MASTER'S**

Add Your Linker Script

- Project -> Insert Files -> Select Linker Script
C:\mcc18\lkr\p18F452i.lkr



- Your Project Should Look Like This...





MICROCHIP
MASTERCLASS

Build Your Project

Project->Build All

- MPLAB-C18 runs on all C files in output window
- MPASM assembler runs on config.asm file
- MPLINK linker links all files together and creates HEX output

```
Build | MPLAB ICD 2 |
Deleting intermediary files.
Executing: C:\mcc18\bin\mcc18.exe -p=18F452 lcd.c -fo=lcd.o /ic:\mcc18\h -o- -w2 -Oi- -m
Executing: C:\mcc18\bin\mcc18.exe -p=18F452 delay.c -fo=delay.o /ic:\mcc18\h -o- -w2 -Oi-
Executing: C:\mcc18\bin\mcc18.exe -p=18F452 lab1.c -fo=lab1.o /ic:\mcc18\h -o- -w2 -Oi-
Executing: C:\PROGRA~1\MPLABI~1\MCHIP_~1\mpasmwin.exe /q /p18F452 config.asm /oconfig.o
Executing: C:\mcc18\bin\mplink.exe c:\mcc18\lkr\18f452.lkr lcd.o delay.o lab1.o config.o
MPLINK 3.00, Linker
Copyright (c) 2002 Microchip Technology Inc.
Errors      : 0

MP2COD 3.00, COFF to COD File Converter
Copyright (c) 2002 Microchip Technology Inc.
Errors      : 0

MP2HEX 3.00, COFF to HEX File Converter
Copyright (c) 2002 Microchip Technology Inc.
Errors      : 0

Loaded c:\workshop\lab1.cof
```

MPLAB ICD PIC18F452 pc:0x86




**MICROCHIP
MASTER'S**

Download Code to Target and Run.....

- Debugger -> Download to Target

```
Output
Build  MPLAB ICD 2
MPLAB ICD 2 Ready
Programming Target...
... Erasing Part
... Programming Configuration Bits
... Programming Program Memory
... Loading DebugExecutive
... Programming DebugExecutive
... Programming Debug Vector
... Programming RSBUS
Verifying...
... Program Memory
... Verify Succeeded
... Config Memory
... Programming succeeded
MPLAB ICD 2 Ready
```



- Debugger -> Run
 - You should see a “Welcome” message on the LCD display



MICROCHIP
MASTERS

Creating Watch Windows

- Debugger -> Halt
- View->Watch, add count
- Right Click count and change Watch Properties Format to decimal and hit OK






**MICROCHIP
MASTER'S**

Configuration Bit Settings Window

- Configure -> Configuration Bits
 - Automatically Initialized by config.asm if included in your project

Address	Value	Category	Setting
300001	FE	Oscillator	HS-PLL Enabled
		Osc. Switch Enable	Disabled
300002	FD	Power Up Timer	Disabled
		Brown Out Detect	Disabled
		Brown Out Voltage	2.0V
300003	FE	Watchdog Timer	Disabled
		Watchdog Postscaler	1:128
300005	FE	CCP2 Mux	RB3
300006	FB	Low Voltage Program	Disabled
		Background Debug	Disabled
		Stack Overflow Reset	Enabled
300008	FF	Code Protect 00200-01FFF	Disabled
		Code Protect 02000-03FFF	Disabled
		Code Protect 04000-05FFF	Disabled
		Code Protect 06000-07FFF	Disabled



**MICROCHIP
MASTER'S**


Setting Breakpoints

- Double Click on lab1.c in Project Window
- Find lcd_putch('D'); select and click this statement with right mouse button to set a breakpoint there

The screenshot shows the Microchip IDE interface. On the left, the Project Window displays a tree view of the project files, with 'lab1.c' selected under 'Source Files'. In the center, the Watch window shows a table with columns 'Address', 'Symbol Name', and 'Value'. The table contains one entry: '0080' for 'count' with a value of '68'. Below the table are buttons for 'Watch 1', 'Watch 2', 'Watch 3', and 'Watch 4'. On the right, the source code for 'lab1.c' is displayed. A yellow arrow points to the line 'lcd_putch('D');', and a red 'B' icon indicates a breakpoint is set at this location. The code includes comments and other function calls like 'lcd_clear()', 'lcd_puts()', 'lcd_putdec()', 'lcd_goto()', 'lcd_putbin()', 'lcd_puts()', 'lcd_puthex()', and 'lcd_putch('H')'.

Address	Symbol Name	Value
0080	count	68


```
lcd_clear(); // Clear LCD display
lcd_puts("Count = "); // Write "Count = <count>D" message (decimal
lcd_putdec(count);
lcd_putch('D');
lcd_goto(40); // Jump to line number 2
lcd_putbin(count); // Write "<count>B <count>H" message (binar
lcd_puts("B ");
lcd_puthex(count);
lcd_putch('H');
```




MICROCHIP
MASTER'S

Modifying Watch Values

- Hit Debugger -> Run see debugger halt at `lcd_putdec`
- “Count = <value>” on the LCD should be the same as count in your watch window
- Place your cursor over the watch value, type a new number and re-run
- See new value on LCD display





MICROCHIP
MASTERS

Single Stepping

- Debugger->Step Into
- MPLAB automatically opens lcd.c and steps into lcd_putch()....

```
C:\workshop\lab1.c
Delay100Ms(15);           // Wait 1.5 Seconds
lcd_clear();             // Clear LCD display
lcd_puts("Count = ");   // Write "Count = <count>D" message (decimal
lcd_putdec(count);
lcd_putch('D');
lcd_goto(40);
lcd_putbin(count);
lcd_puts("B ");
lcd_puthex(count);
lcd_putch('H');
RED_LED = 0;
YELLOW_LED = 0;
GREEN_LED = 1;

c:\workshop\lcd.c
void lcd_puts(const rom char * s){
    while(*s)
        lcd_putch(*s++);
}


/* Write one character to the LCD */
void lcd_putch(char c){
    LCD_RS = 1;           // write characters
    LCD_DATA = (LCD_DATA & 0xF0) | ((c >> 4) & 0x0F);
    LCD_STROBE;
    LCD_DATA = (LCD_DATA & 0xF0) | (c & 0x0F);
    LCD_STROBE;
    Delay10Us(6);
}
```



**MICROCHIP
MASTER'S**

Tool Bars

- Most common debugger functions are available on the toolbar







**MICROCHIP
MASTER'S**

Lab 2 Traffic Light

- Traffic Light has (4) states:


<u>State</u>	<u>North / South</u>	<u>East / West</u>
EW_GREEN	RED	GREEN
EW_YELLOW	RED	YELLOW
NS_GREEN	GREEN	RED
NS_YELLOW	YELLOW	RED






MICROCHIP
MASTER

Lab 2: Traffic Light Logic





**MICROCHIP
MASTER'S**

Lab 2: Traffic Light Implementation

- Project -> Open -> lab2.mcp
- Edit lab2.c and add the state transition code as follows:

```
switch(state){  
    case EW_GREEN: Delay100Ms(15);    // Wait 1.5 Seconds  
                    // Place your code for EW_GREEN here  
                    break;  
    case EW_YELLOW: Delay100Ms(15);   // Wait 1.5 Seconds  
                    // Place your code for EW_YELLOW here  
                    break;  
    case NS_GREEN: Delay100Ms(15);    // Wait 1.5 Seconds  
                    // Place your code for NS_GREEN here  
                    break;  
    case NS_YELLOW: Delay100Ms(15);   // Wait 1.5 Seconds  
                    // Place your code for NS_YELLOW here  
                    break;  
}
```



Lab 3: Using Timer 2 for Sampling Interval

- Timer 2 and PR2 are used to create an automatic high priority periodic interrupt
- PICmicro running at 40 Mhz / 100 nS instruction cycle
- Desire 5 Khz sampling rate = 200 uS
- $200 \text{ uS} / (100 \text{ nS instruction cycle}) = 2000$ instruction cycles
- Assign Timer 2 to the high priority vector and enable high priority interrupts



Using PIC18FXXX Peripheral Calculations Spreadsheet

Microsoft Excel - PIC18Fxxx Peripheral Configuration.xls

File Edit View Insert Format Tools Data Window Help

Arial 10 B I U \$ % , +.00 +.00

	A	B	C	D	E	F	G	H	I	J	
1	ENTER DATA IN GREEN CELLS ONLY	Place Cursor here for T2CON bit definitions	Operating Freq. (from Main Page)	Main Page Freq OVERRIDE (this page only)	Frequency Used (this page only)	Prescaler setting (1, 4, or 16)	PR2 Value (decimal)	Time to rollover (us)	Postscaler setting (From 1 to 15)	Time to TMR2IF (us)	
2			40,000,000	0	40,000,000	4	250	100.00	2	200	
3											
4											
5	FIGURE 12-1: TIMER2 BLOCK DIAGRAM										
6	<pre> graph LR Fosc4[Fosc/4] --> Prescaler[Prescaler 1:1, 1:4, 1:16] Prescaler --> TMR2[TMR2] TMR2 --> Comparator[Comparator] PR2[PR2] --> Comparator Comparator --> Postscaler[Postscaler 1:1 to 1:16] Postscaler --> TMR2Output[TMR2 Output(1)] Postscaler --> TMR2IF[Sets Flag bit TMR2IF] TMR2 -- RESET --> TMR2 </pre> <p>Note 1: TMR2 register output can be software selected by the SSP Module as a baud clock.</p>										
10	"THIS TRANSMITTAL AND ACCOMPANYING DOCUMENTS INTENDED ONLY AS SUGGESTION. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. in respect to accuracy or use of such information, or infringement of patents arising from such use or otherwise."										
16	Main Page / Low voltage op / TMR0 / TMR1 / TMR2 / TMR3 / PWM / A-D / USART / Reference - SFR Map / Reference - Pinou										




Timer 2 and A/D Initialization and Interrupt Assignment

```
ADCON0 = 0b10000001; // A/D on, Channel 0, CLK/64 clock
ADCON1 = 0b01000010; // Left Justification, CLK/64
                        // clock, AN0~AN4 analog

T2CON = 0b00001101; // TMR2 On, 4:1 pre, 2:1 post scaller
PR2 = 249;          // Select 250 cycle period
PIE1bits.TMR2IE = 1; // Enable Timer 2 interrupts
IPR1 = 0b00000010; // High priority for Timer 2
IPR2 = 0;           // Low priority for other peripherals
RCONbits.IPEN = 1; // Enable high / low priority feature
INTCON = 0b11000000; // Enable Low and High priority interrupts
```



Lab 3: sample_adc ISR Flowchart





**MICROCHIP
MASTER'S**

Lab 3: Write code for Interrupt Driven Sampling Routine

```
#pragma interrupt sample_adc // High priority interrupt
void sample_adc (void){ // TMR2 overflow every 2,000
                        // cycles, 200 uS / 5 Khz @ 40 Mhz

if (PIR1bits.TMR2IF){
    // Start A/D conversion
    // Clear TMR2 interrupt flag
    // Spin lock + wait for A/D conversion to complete
    // Store A/D result into next location in INBUFFER
    // Increment buffer_index and use next buffer location
    // Once you hit the end of the INBUFFER[32]:
        // - Reset the pointer to zero
        // - Set start_dft flag bit to run the DFT
    }
}
```




MICROCHIP
M A T E R I A L S

Lab 3: Instructions

- Fill in source code for `sample_adc()` using:
 - `INBUFFER[32]` stores results
 - `buffer_index` accesses each element
 - `ADCON0bits.GO_DONE` starts ADC conversion
 - `ADCON0bits.GO_DONE` is 1 when ADC is busy
 - `ADRESH` returns 8-bit ADC value
 - `start_dft = 1` when buffer is full, clear `buffer_index`
- Build/Compile code, program target
- Set breakpoint where you set `start_dft`
- Run and examine `INBUFFER[]` for results ->>>



**MICROCHIP
MASTER'S**

INBUFFER[32] Results

- View Input Sample Buffer in Watch Window:
 - INBUFFER[32] Shows A/D sampling Results
 - Values should be centered around 0x80
 - All 32 locations should be captured and stored


The screenshot shows the MPLAB IDE Watch window for a PIC18F452. The 'INBUFFER[32]' register is expanded, showing 32 individual data points. The values are centered around 0x80, as expected for an A/D converter. The ADCON0 register is also visible, showing a value of 10001001.

Address	Symbol Name	Value
0FC4	ADRESH	7E
0102	adc_input	01
0FC2	ADCON0	10001001
0FC1	ADCON1	01000010
0380	INBUFFER [32]	
0380	[0]	81
0381	[1]	82
0382	[2]	80
0383	[3]	7F
0384	[4]	7E
0385	[5]	80
0386	[6]	80
0387	[7]	81
0388	[8]	81
0389	[9]	80
038A	[10]	7F
038B	[11]	7E
038C	[12]	81
038D	[13]	80
038E	[14]	80
038F	[15]	7E
0390	[16]	80
0391	[17]	7F
0392	[18]	80
0393	[19]	82
0394	[20]	80
0395	[21]	80
0396	[22]	7E
0397	[23]	80
0398	[24]	80
0399	[25]	80
039A	[26]	82
039B	[27]	80
039C	[28]	7F
039D	[29]	7E
039E	[30]	7F
039F	[31]	80




Graphing INBUFFER[] Results

Add the following code.....



*Build Project, Run and
Speak into the microphone.*


*You should see a time 
domain plot of your voice!*



**MICROCHIP
MASTERS**

General DSP Model

- Accepts an analog signal
- Converts this analog signal to digital domain
- Performs computations
- Displays results, makes decisions or converts results back into analog signal







**MICROCHIP
MASTER'S**

- Convert Time Domain Sampled Data to...
- Frequency Domain Data

Converting Time Domain to Frequency Domain



Discrete Fourier Transform





Discrete Fourier Transform

Discrete Fourier Transform Formula:

$$X[F] = \sum_{n=1}^{n=N} \sqrt{X[n] \otimes \sin(2\pi nF/N)^2 + X[n] \otimes \cos(2\pi nF/N)^2}$$

N = Number of Samples

F = Frequency Bin Number

$F_{\text{hz}} = F * (\text{Sampling Frequency} / \text{Number of Samples})$

Example:

Sampling Frequency = 5 KHz

(32) Samples

$$f_{\text{hz}} = f * (5,000 / 32) = f * 156.25 \text{ Hz}$$

$F_1 = 156.25 \text{ Hz}$	$F_5 = 781.25 \text{ Hz}$	$F_9 = 1406.25 \text{ Hz}$	$F_{13} = 2031.25 \text{ Hz}$
$F_2 = 312.5 \text{ Hz}$	$F_6 = 937.5 \text{ Hz}$	$F_{10} = 1562.5 \text{ Hz}$	$F_{14} = 2187.5 \text{ Hz}$
$F_3 = 468.75 \text{ Hz}$	$F_7 = 1093.75 \text{ Hz}$	$F_{11} = 1718.75 \text{ Hz}$	$F_{15} = 2343.75 \text{ Hz}$
$F_4 = 625 \text{ Hz}$	$F_8 = 1250 \text{ Hz}$	$F_{12} = 1875 \text{ Hz}$	$F_{16} = 2500 \text{ Hz}$



DFT Frequency Bin Calculations

Imaginary Magnitude Calculation using Sine table

BINCOUNT = 16 N = 32

$$\text{IBIN} [\text{BINCOUNT}] = \sum_{\text{BINCOUNT} = 1}^{\text{BINCOUNT} = 16} \text{INBUFFER}[N] \otimes \text{FTABLE} [\text{mod}_{32}(N \otimes \text{BINCOUNT})]$$

BINCOUNT = 1 N = 1

(16) frequency bins * (32) samples = (512) 24-bit MAC operations


Real Magnitude Calculation using Cosine table

BINCOUNT = 16 N = 32

$$\text{QBIN} [\text{BINCOUNT}] = \sum_{\text{BINCOUNT} = 1}^{\text{BINCOUNT} = 16} \text{INBUFFER}[N] \otimes \text{FTABLE} [\text{mod}_{32}(8 + N \otimes \text{BINCOUNT})]$$

BINCOUNT = 1 N = 1


(16) frequency bins * (32) samples = (512) 24-bit MAC operations



MICROCHIP
MASTER'S

DFT Data Structures

- **INBUFFER[32]** : 8-bit A/D samples buffer
- **FTABLE[32]** : 8-bit Signed sine wave
 - Cosine derived by phase shifting FTABLE[32] 90 degrees or (8) samples.
- **IBIN[16]** : 24-bit Imaginary result
- **QBIN[16]** : 24-bit real result
- **magnitude[16]** : 32-bit scaled $I^2 + Q^2$





MICROCHIP

Frequency Table FTABLE[32]

$$F_{\text{sample}} = 5 \text{ KHz} / 200 \mu\text{S}$$

(32) Samples $\rightarrow F[1] = 5 \text{ KHz} / 32$

$F[1] 156.25 \text{ Hz}$, BINCOUNT = 1



- 32-sample signed Sine and Cosine Wave, $F[1]$
- Single table can be used by phase shifting sine by 90 degrees or (8) sample points

- Absolute Value of 32-sample Sine and Cosine Wave, $F[1]$


- Increases Resolution by one bit
- Simplifies signed accumulation math in DFT




**MICROCHIP
MASTERS**

F[N] Bin Generation


F[2] 312.5 Hz, BINCOUNT = 2




F[4] 625 Hz, BINCOUNT = 4




F[3] 468.75 Hz, BINCOUNT = 3



F[5] 781.25 Hz, BINCOUNT = 5






MICROCHIP
TECHNOLOGY

Lab 4: DFT Implementation


Once 32 samples have been completed:

- start_dft is set by ISR, indicating INBUFFER[32] is completed
- Call dft();
 - dft() takes INBUFFER[32], convolves this with FTABLE[32] calculating IBIN[16] and QBIN[16]
- $\text{magnitude}[F] = (\text{unsigned long})(\text{IBIN}[F] \gg 8)^2 + (\text{unsigned long})(\text{QBIN}[F] \gg 8)^2$
- Scale magnitude result for 0~16 bar display
- Use lcd_bargraph(magnitude, location) to plot all 16 frequency magnitude bins




**MICROCHIP
M A S T E R ' S**

DFT Invocation Flowchart





DFT Scaling + Plotting Flowchart






**MICROCHIP
MASTER'S**

DFT Testing

- Build project, program target and run code
- LCD shows a real-time spectrum analyzer bargraph:






**MICROCHIP
MASTER'S**

Audio Test Frequency Generator

- WinISD Audio Frequency Generator and Speaker Design Tool created by Juha Hartikainen www.linearteam.org




- Sweeping Audio Tones
- Fixed Audio Tones
- Attenuation control
- Audio Speaker Design Tool



**MICROCHIP
MASTER'S**

Internal DFT results

- Set breakpoint after `Icd_bargraph` invocation and View->Watch to look at the following values in watch window:
 - `IBIN[16]` - Real magnitude
 - `QBIN[16]` - Imaginary magnitude
 - `magnitude[16]` - Total magnitude
 - `max_result` - Maximum magnitude value
 - `INBUFFER[32]` - Input buffer samples
 - `FTABLE[32]` - Sine / Cosine waveforms used in DFT convolution.
- Select Decimal display format by right clicking on each variable -> Properties, Format = Decimal




MICROCHIP
MASSACHUSETTS

Lab 5: Automatic Gain Control

- Digital POT selects microphone gain
- Gain stored in `pot_value`. Default = 0xF2
- Use `WritePOT(pot_value)` to change microphone gain
- Scan `INBUFFER[32]` for clipped values
 - Centered around 128
 - Clip when < 64 or > 192
- Increase `pot_value` gain by one until clipping
- Decrease `pot_value` gain by the number of clipping events



Automatic Gain Control Flowchart





Congratulations, PIC18FXXX Expert.....

- You now have the experience needed to design and complete an embedded systems application using the PIC18FXXX
- We hope you enjoyed this session!
- Please fill out the feedback forms
- Thanks for joining us!





**MICROCHIP
MASTER'S**

Appendix A:

Improving Code Size With the MPLAB C18 Compiler



MICROCHIP
MASTER'S

Our Goal: *To understand how to reduce C application code size on PIC18 MCUs through intelligent use of MPLAB C18 and careful structuring of C code.*



**MICROCHIP
MASTER'S**


Suggestion #1

Use the latest version of MPLAB C18



Code Size Comparison

Default Options



* Projected



**MICROCHIP
MASTER'S**

Suggestion #2


Carefully select command-line options



**MICROCHIP
MASTER'S**

Code Size Comparison

Choosing Command-Line Options





Command-Line Options

LFSR Use

- MPLAB-C18's `-lfsr` switch enables use of the LFSR instruction
- Currently, MPLAB-C18 assumes that LFSR shouldn't be used without the `-lfsr` switch given
- The switch should always be used when it is known that the LFSR errata doesn't exist on the targeted part



Command-Line Options

Optimizations

- All of MPLAB-C18's optimizations currently target code size
- Optimizations should be enabled for smallest code size
- NOTE: Optimizations may interfere with MPLAB debugging



Command-Line Options

Memory Model

- MPLAB-C18 has two memory models:
 - ms**: small memory model (pointers to program memory are 16-bits wide)
 - ml**: large memory model (pointers to program memory are 24-bits wide)
- Use **-ms** whenever possible



**MICROCHIP
MASTER'S**

Suggestion #3

Select appropriate storage class for data



Command-Line Options

Data Storage Class

- Default storage class for parameters and local variables is **auto**
 - Parameters are passed on the software stack
 - Locals are located on the software stack



Using **auto** Variables

Example - calculate the expression $(a + b)$:

```
movlw    offset(a)
movff    PLUSW2, tmp
movlw    offset(b)
movf     PLUSW2
addwf    tmp
```

6 program words
(not counting prolog/epilog)



MICROCHIP
MASTER'S

Command-Line Options

Data Storage Class

- C also provides for **static** local variables
- MPLAB-C18 extends C with **static** parameters (available in v1.10 and later)
- For example:

```
char add( static char a, static char b )  
{  
    static char result;  
    result = a + b;  
    return result;  
}
```




Using **static** Variables

Example - calculate the expression $(a + b)$:

```
movlb      b*  
movf      b  
addwf     a
```

*likely target for optimization

3 program words
(no prolog/epilog required)



static Gotchas

- Gotcha #1 - Reentrant code

Variables may overwrite themselves

- Recursion (function calls itself)
- Function called (directly or indirectly) from main() and an ISR.



static Gotchas

- Gotcha #2 - Function pointers
Address of parameters not known at compile time
- Function pointers may not be used with functions containing static parameters



static Gotchas

- Gotcha #3 - Matching declarations

All declarations must use explicit storage class if not all files are compiled with the same default

- Example:

```
char add( char a, char b );
```

Will only work if the default storage class is identical in both the declaring and defining files.



MICROCHIP
MASTER'S

static Gotchas

- What if one of the “static Gotchas” applies to your code?
 - Best case: use `-o1` on all files and explicit **auto** storage class as needed.
 - Intermediate case: Use `-o1` on as many files as possible and explicit storage classes as needed.
 - Worst case: Don't use `-o1`, but use explicit **static** storage class as much as possible.



Command-Line Options

Data Storage Class

- MPLAB-C18 v2.0 and later extends C with the **overlay** storage class for local variables
 - Behaves identically to the **static** storage class, except:
 - RAM locations are overlaid by the linker when possible based on a call tree analysis
 - Default storage class can be set to **overlay** using the **-sco** option



**MICROCHIP
MASTER'S**

Suggestion #4

Choose smallest data type possible



**MICROCHIP
MASTER'S**

MPLAB-C18 Data Types

Type	Min Value	Max Value
unsigned char	0	255
signed char	-128	127
unsigned int	0	65,535
signed int	-32,768	32,767
unsigned short long	0	16,777,215
signed short long	-8,388,608	8,388,607
unsigned long	0	4,294,967,295
signed long	-2,147,483,648	2,147,483,647



Using Appropriate Data Types

$$c = a + b$$

char:

```
MOVLB    b
MOVF     b,0,1
ADDWF    a,0,1
MOVWF    c,1
```

(4 words)

int:

```
MOVLB    a
MOVF     b,0,1
ADDWF    a,0,1
MOVWF    c,1
MOVF     high(b),0,1
ADDWFC   high(a),0,1
MOVWF    high(c),1
```

(7 words)



**MICROCHIP
MASTER'S**

Suggestion #5

Use access RAM for your variables



Variable Allocation

Using Access RAM

- MPLAB-C18 allows for efficient use of unbanked RAM with the **near** type specifier
- RAM variables will default to **near** by using the **-oa** option
- Compiler won't emit **movlb** instructions for accessing these variables



Variable Allocation

Using Access RAM


- Use the **near** specifier for the most frequently accessed variables
- Gotcha: as with **static** and **overlay**, prototypes must match definitions



**MICROCHIP
MASTER'S**

Suggestion #6

Keep definitions in same file with references



MICROCHIP
MASTER'S

Variable Allocation

Defining Variables

- MPLAB-C18 can be more aggressive optimizing variables in the files where they are defined.


Source code:

```
char a, b, c;  
void foo( void )  
{  
    c = a + b;  
}
```

Machine code:

```
MOVLB    b  
MOVF     b, 0, 1  
ADDWF   a, 0, 1  
MOVWF   c, 1
```

(4 words)



MICROCHIP
MASTER'S

Variable Allocation

Defining Variables

- MPLAB-C18 must be more conservative with externally-defined variables

Source code:

```
extern char a, b, c;  
  
void foo( void )  
{  
  
    c = a + b;  
  
}
```

Machine code:

```
MOVLB    b  
MOVF     b, 0, 1  
MOVLB    a  
ADDWF   a, 0, 1  
MOVLB    c  
MOVWF   c, 1
```


(6 words)



**MICROCHIP
MASTER'S**

Suggestion #7

Use #pragma varlocate



MICROCHIP
MASTER'S

Using `#pragma varlocate`

- Use `#pragma varlocate` to tell the compiler what bank a variable is located in

Source code:

```
extern char a, b, c;

void foo( void )
{
    c = a + b;
}
```

Machine code:

```
MOVLB    b
MOVF     b, 0, 1
MOVLB    a
ADDWF   a, 0, 1
MOVLB    c
MOVWF   c, 1
```

(6 words)



MICROCHIP
MASTER'S

Using `#pragma varlocate`

- Improves MPLAB-C18 banking optimizer

Source code:

```
#pragma varlocate 3 a, b, c
extern char a, b, c;
void foo( void )
{
    c = a + b;
}
```

Machine code:

```
MOVLB      b
MOVF       b,0,1
ADDWF      a,0,1
MOVWF      c,1
```

(4 words)



Using `#pragma varlocate`

Gotcha: *has no impact on how variables are actually allocated*



**MICROCHIP
MASTER'S**

Suggestion #8

Replace Common Expressions With Variables



MICROCHIP
MASTER'S

Common Sub-Expression Elimination

- Applies to all types of expressions

Source code:

```
MY_STRUCT s[10];  
for(i=0; i<10; i++)  
{  
    s[i].a = i;  
    s[i].b = 34;  
}
```

Code size:

```
10 words to calculate s[i]  
2 words to assign i  
10 words to calculate s[i]  
3 words to assign 34  
  
= 25 words total
```



Common Sub-Expression Elimination (Contd.)

Source code:

```
MY_STRUCT s[10];
MY_STRUCT *p = &(s[0]);

for(i=0; i<10; i++)
{
    p->a = i;
    p->b = 34;
    p++;
}
```

Code size:

```
0 words to calculate s[i]
6 words to assign i
7 words to assign 34
4 words to increment p

= 17 words total
```



MICROCHIP
MASTER'S

Suggestion #9

Don't Use a Variable When a Constant Will Do



Constant Evaluations

- Pre-calculate all values that can be determined at compile-time.

Original source:

```
a = 2;  
b = 17 + 52 * a;  
c = b;
```

Transformed source:

```
c = 121;
```




**MICROCHIP
M A S T E R ' S**

Appendix B:

PIC18FXXX

Instruction

Set and PIC16/17

Migration



PIC18 Architecture

ALU : Status Register

STATUS Register Format

bit 7							bit 0
-	-	-	N	OV	Z	DC	C

Bit definitions


N	Negative/Positive	<i>ALU result is negative</i>
OV	OVerflow	<i>2's Complement Overflow occurred</i>
Z	Zero	<i>Result is zero</i>
DC	Digit Carry / !Borrow	<i>Carry/borrow from lower nibble</i>
C	Carry / !Borrow	<i>Carry/borrow from upper nibble</i>



PIC18 Architecture

Data Memory

- Up to 16 banks of 256 bytes of SRAM
 - Unused banks read '00h'
- Bank selected by $BSR\langle 3:0 \rangle$
- Linear access
- SFR are located in Bank 14 and/or 15






PIC18 Architecture

Accessing Data Memory

- Select a bank
 - BSR<3:0> contains bank
- Instruction with 8-bit address as operand
 - “BANKED” bit
- MPASM assembler tip
 - 12-bit Register address
 - Use BANKSEL directive
 - Let MPASM assembler set “BANKED” bit







PIC18 Architecture

Accessing Data Memory

- Instruction Format Example:






**MICROCHIP
MASTER'S**

PIC18 Architecture

Access Bank

Memory Map



- 256 bytes of non-banked memory
- Fast access to frequently used registers (SFRs and GPRs)
- Size of Access Bank depends on device
 - e.g. PIC18FXX2: 128/128;
PIC18FXX8: 96/160


* Note: Check your device datasheet



PIC18 Architecture

Accessing Access Bank

- Instruction with 8-bit address as operand
 - Special “ACCESS” bit
- MPASM assembler tip
 - 12-bit Register address
 - Let MPASM assembler set “ACCESS” bit





PIC18 Architecture

Accessing Access Bank

- Instruction Format Example:

16-bit Instruction



“ACCESS” bit

8-bits from Instruction Word



8-bit Access Register Address



**MICROCHIP
MASTER'S**

PIC18 Architecture

Program Memory Storage Scheme

- Little-Endian Format

Instruction	Opcode	Memory	Address
...			00007h
MOVLW 55h	0E55h	55h	00008h
		0Eh	00009h
GOTO 06h	EF03h, F000h	03h	0000Ah
		EFh	0000Bh
		00h	0000Ch
		F0h	0000Dh



PIC18 Instructions

Instruction Features

- Upward compatible with PIC16, PIC17,
16-bit Instruction width
- Instruction fetches are 16-bit wide
 - Fetch and Execution is overlapped
- Single Cycle 8 x 8 Multiply
- Generates compact code
- Most Instructions are Orthogonal



PIC18 Instructions

Instruction Features (Continued)

- Most Instructions are Single Word
 - 71 Single Word; 4 Double Word
- Most Instructions are Single Cycle
 - 17 are Double Cycle
 - 18 conditional branch/skips are 1, 2 (or 3)
- Register to Register transfer instruction
- Powerful bit manipulation
 - Available for entire data memory region



**MICROCHIP
MASTER'S**

PIC18 Instruction Byte-Oriented Operations

Byte-Oriented Operations

ADDWF	f [,d [,a]]
ADDWFC	f [,d [,a]]
ANDWF	f [,d [,a]]
CLRF	f [,a]
COMF	f [,d [,a]]
CPFSEQ	f [,a]
CPFSGT	f [,a]
CPFSLT	f [,a]
DECF	f [,d [,a]]
DECFSZ	f [,d [,a]]
DCFSNZ	f [,d [,a]]
INCF	f [,d [,a]]
INCFSZ	f [,d [,a]]
INFSNZ	f [,d [,a]]
IORWF	f [,d [,a]]
MOVF	f [,d [,a]]
MOVFF	fs, fd
MOVWF	f [,a]

16-bit Instruction for Byte Oriented Operations



d = Destination Bit
 'w' for WREG (0)
 'F' for f (1 - Default)

a = Access Bit
 'ACCESS' (0)
 'BANKED' (1 - Default)

f = 8-bit Register Address

Example:

ADDWF *f [,d [,a]]*

ADDWF Count

MOVFF *fs, fd*

MOVFF Source, Dest



**MICROCHIP
MASTER'S**


PIC18 Instructions

Byte-Oriented Operations (Continued)

Byte-Oriented Operations


MULWF	f [,a]
NEGF	f [,a]
RLCF	f [,d [,a]]
RLNCF	f [,d [,a]]
RRCF	f [,d [,a]]
RRNCF	f [,d [,a]]
SETF	f [,a]
SUBFWB	f [,d [,a]]
SUBWF	f [,d [,a]]
SUBWFB	f [,d [,a]]
SWAPF	f [,d [,a]]
TSTFSZ	f [,a]
XORWF	f [,d [,a]]

16-bit Instruction for Byte Oriented Operations



Example:

SUBWF *f [,d [,a]]*
SUBWF Value, W



MICROCHIP
MASTER'S

PIC18 Instructions

Byte-Oriented Operations - Example

- Perform Multi-byte (4 byte) increment:
"Count32++"

...

```
movlw      01h
```

```
addwf     Count32, F      ; Inc LSB by '1'
```

```
clrf     WREG             ; Pass the carry
```

```
addwfc   Count32+1, F    ; to LOW MSB
```

```
addwfc   Count32+2, F    ; to HIGH LSB
```

```
addwfc   Count32+3, F    ; to HIGH MSB
```

...



PIC18 Instructions

Bit-Oriented Operations

Bit-Oriented Operations

BCF	f, b [,a]
BSF	f, b [,a]
BTG	f, b [,a]
BTFSC	f, b [,a]
BTFSS	f, b [,a]

16-bit Instruction for Bit Oriented Operations



b = 3-Bit Address
(Bit Number)

a = Access Bit
'ACCESS' (0)
'BANKED' (1 - Default)

f = 8-bit Register Address

Example:

BTFSC *f, b [,a]*
BTFSC **STATUS, C**



**MICROCHIP
MASTER'S**

PIC18 Instructions Control Operations

Control Operations

BC	n
BN	n
BNC	n
BNN	n
BNOV	n
BNZ	n
BOV	n
BRA	n
BZ	n
CALL	n [,s]
GOTO	n
RCALL	n
RETFIE	[s]
RETURN	[s]

16-bit Instruction for CALL and GOTO




s = 1-bit fast Save/Restore
'FAST' (1), (Default - 0)

k = 20-bit Immediate Value

16-bit Instruction for RCALL and BRA



k = 11-bit Immediate Value



**MICROCHIP
MASTER'S**

PIC18 Instructions

Control Operations (Continued)

Control Operations

BC	n
BN	n
BNC	n
BNN	n
BNOV	n
BNZ	n
BOV	n
BRA	n
BZ	n
CALL	n [,s]
GOTO	n
RCALL	n
RETFIE	[s]
RETURN	[s]

- (Un)Conditional branches spans -128 through +127 Instructions
- **CALL** and **GOTO** contain full 21-bit address
 - Provides Linear access to 2MB
- **RCALL** spans -1024 through 1023 Instructions



PIC18 Instructions

Control Operations (Continued)

Control Operations

CLRWDT
DAW
NOP
POP
PUSH
RESET
SLEEP

16-bit Instruction for CLRWDT


OP CODE

16-bit Instruction for DAW

OP CODE

PUSH and **POP** operate on Hardware Stack only

DAW operates on WREG only



**MICROCHIP
MASTER'S**

Utilize "Save Context"

PIC18 Instructions

Control Operations - Example #1

Handling Interrupt

```
org          00008h  
  
bra         HighISR  
  
...  
  
HighISR:  
  
...  
  
retfie     FAST  
  
...
```



MICROCHIP
MASTER'S

PIC18 Instructions

Control Operations - Example #2

Wait for an input trigger on PORTB RB6 pin

...

```
btfsc      PORTB, RB6      ; Is RB6 low ?
```

```
bra       $-2             ; No.  Wait...
```

...

```
; Yes.
```



**MICROCHIP
MASTER'S**

PIC18 Instructions

Literal Operations

Literal Operations

ADDLW	k
ANDLW	k
IORLW	k
LFSR	f, k
MOVLB	k
MOVLW	k
MULLW	k
RETLW	k
SUBLW	k
XORLW	k

Example:

MOVLW *k*

MOVLW 5Ah

LFSR *f, k*

LFSR FSR0, 400h

16-bit Instruction for LFSR



f = 2-bit FSR Selector
FSR0, FSR1 or FSR2

k = 8-bit Immediate Value

16-bit Instruction for Other Literal Operations



k = 8-bit Immediate Value



PIC18 Instructions

Literal Operations - Example

Immediate Operation

```
...  
movlw    55h  
movwf    PORTB  
...
```

Indirect Operation

```
...  
lfsr    FSR0, 400h  
movwf   INDF0      ; *FSR0  
movwf   POSTINC0   ; *FSR0++  
movwf   POSTDEC0   ; *FSR0--  
movwf   PREINC0    ; *++FSR0  
movwf   PLUSW0     ; FSR0[WREG]
```



**MICROCHIP
MASTER'S**

PIC18 Instructions

Data ↔ Program Operations

Control Operations

TBLRD*
TBLRD*+
TBLRD*-
TBLRD+*
TBLWT*
TBLWT*+
TBLWT*-
TBLWT+*

16-bit Instruction for TBLRD*/TBLWT*

OP CODE

TBLRD and **TBLWT** operate on **TABLAT** only

Example:

TBLRD*

TBLRD*+



**MICROCHIP
MASTER'S**

Read a lookup table entry:

PIC18 Instructions

Data ↔ Program Operations - Example

```
movlw    upper( LookUpTable )    ; Load look-up
movwf    TBLPTRU                  ; table
movlw    high( LookupTable )     ; address
movwf    TBLPTRH
movlw    low( LookupTable )
movwf    TBLPTRL
tblrd*+                               ; Read it.
```




**MICROCHIP
MASTER'S**

PIC16C/FXXX to PIC18FXXX Source Code Conversion Tips



PIC16F/CXXX to PIC18FXXX Assembly Compatibility

- C source code on most PIC16C/FXXX platforms will directly port to PIC18FXXX
- Compatible Assembly code source except:
 - Absolute constants used for program memory
 - Computed GOTO (addwf PCL,F)
 - RAM requirements above 256 bytes are selected by BSR not RP0 and RP1 bits
 - FSR is 12 bits wide, also includes auto increment
- Double check immediate constants when initializing peripherals



MICROCHIP
M A S T E R ' S

Code Conversion Tip

- Data Memory Access

```
bsf STATUS,RP0
```

```
bcf STATUS,RP0
```

- These instructions can be ignored because bits 7,6,5 in STATUS register are unused
- For devices with less than 256 bytes of RAM, it is not necessary to be concerned with RAM locations. Why is this the case?
- Most memory accesses can be done in Access Bank
- Assembler will automatically select “a” bit when applicable
 - Address locations now use 12-bit values.
 - Set the BSR if you need to.



**MICROCHIP
MASTER'S**

Code Conversion Tip

- PCLATU, PCLATH
 - CALL, GOTO instructions write directly to the program counter.
 - Operations to the PC latches before a CALL or GOTO will be ignored.
- Program addresses are now BYTE addresses
 - If labels are used, then any moves to PCLATH are still OK
 - If absolute values are used, then they must be modified
 - Example Goto \$+1 ; PIC16CXXX
 Goto \$+2 ; PIC18FXXX



MICROCHIP
MASTER'S

Code Conversion Tip

- Conditional GOTO, Tables

```
Code    movlw    HIGH Table ;(Table must be a label)
```

```
        movwf   PCLATH
```

```
        movlw   offset
```

```
        call   Table
```

```
.....
```

```
Table   addwf   PCL
```

```
        retlw  'A'
```

```
        retlw  'B'
```

```
.....
```

- What's wrong with this code?



MICROCHIP
MASTER'S

Code Conversion Tip

- Conditional GOTO, Tables

```
Code    movlw    HIGH Table
        movwf   PCLATH
        bcf     STATUS,C
        rlncf   offset,W    ; So, multiply offset by 2
        call    Table

.....

Table   addwf   PCL          ; On PIC18, this is a BYTE address
        retlw   'A'
        retlw   'B'

.....
```



Code Conversion Tip

- Be particularly careful about loading registers


```
movlw    B'00100110'  
movwf   register
```
- Most registers are compatible, but there are differences
- Use of symbolic bit names is safest



**MICROCHIP
MASTER'S**

Code Conversion Tip

16-bit Instruction for CALL and GOTO



**s = 1-bit fast Save/Restore
'FAST' (1), (Default - 0)**

k = 20-bit Immediate Value

16-bit Instruction for RCALL and BRA



k = 11-bit Immediate Value



Appendix C:

PIC18FXXX

Flash

Programming

Tips



**MICROCHIP
MASTER'S**

PIC18F FLASH

Program Memory Reads and Writes


- **READs performed on bytes**
- **Can READ entire user Program Memory of up to 2M plus:**
 - User ID locations 200000h-200007h
 - CONFIG registers 300000h-30000Dh
 - Device ID registers 3FFFFFFh,3FFFFFFh
- **To READ Program Memory:**
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Execute one of the TBLRDs
 - TBLRD*, TBLRD*+, TBLRD+*, TBLRD*-
 - result in TABLAT




**MICROCHIP
MASTER'S**

PIC18F ARCHITECTURE

- **18F Addressable Memory is divided into:**
 - **USER MEMORY:**
 - Up to 128 Kbytes internal
 - Up to 2 Mbytes external
 - **USER IDs:**
 - 8 modifiable bytes
 - **CONFIGs:**
 - Device settings, code protects, etc
 - **DEVICE IDs:**
 - Part and rev. signature





**MICROCHIP
MASTER'S**

PIC18F FLASH

Program Memory Reads and Writes

- **ERASING User memory (USER MODE):**
 - Performed on 64 bytes (32 words)
 - Load TBLPTRU, TBLPTRH, TBLPTRL
 - TBLPTR 6 LSBs are don't cares
 - Configure EECON1
 - Disable interrupts
 - Perform programming sequence
 - Start ERASE
 - Internally timed, NO CODE EXECUTION
 - Re-enable interrupts





PIC18F FLASH

Program Memory Reads and Writes


- **WRITES to User memory (USER MODE):**
 - Performed on 8 bytes (4 words)
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Load 8 bytes into write buffers by 8 table write instructions
 - TBLWT*,TBLWT*+,TBLWT*-,TBLWT+*
 - Configure EECON1
 - Disable interrupts
 - Perform programming sequence
 - Start WRITE
 - Internally timed, NO CODE EXECUTION
 - Re-enable interrupts



**MICROCHIP
MASTER'S**

PIC18F ARCHITECTURE

- **18F Internal User Memory is separated by:**
 - **PANELS:**
 - Define internal cell grouping boundaries
 - Always 8 Kbytes (4 Kwords)
 - **BLOCKS:**
 - Define Code Protect boundaries
 - Minimum 512 bytes
 - Could be 16 Kbytes (18F8720)





**MICROCHIP
MASTER'S**

PIC18F ARCHITECTURE


- **18F Internal User Memory Panel:**

- SINGLE PANEL (8K bytes):

WRITE
Boundary
(8 bytes)

READ
Boundary
(1 byte)

ERASE
Boundaries
(64 bytes)






PIC18F ARCHITECTURE

- **18F Holding Registers:**


- USER - 8 bytes for *entire code memory (single-panel programming)*
- ICSP programming - 8 bytes for *each panel (multi-panel use)*
- Loaded by TBLWT* instruction.
 - TBLWT* instruction moves contents of TABLAT to a holding register. The last three bits of TBLPTR determine which holding register. TBLPTR<20:3> are don't cares.





PIC18F ARCHITECTURE

- **18F Holding Registers (cont):**
 - Writes to Program Memory (details later)
 - TBLPTR <20:3> determines which 8 bytes of internal user memory Holding Registers will write to
 - In example, TBLPTR could be in range of 2010h - 2017h, and the holding registers will write same 8 bytes.





PIC18F EECON1

EECON1 REGISTER

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	-	FREE	WRERR	WREN	WR	RD
bit7	6	5	4	3	2	1	bit0

- bit 7: **EEPGD**: FLASH Program or Data EEPROM Memory Select Bit
 1 = Access Program Flash memory
 0 = Access Data EEPROM memory
- bit 6: **CFGS**: FLASH Program/Data EE or Configuration Select bit
 1 = Access Configuration registers
 0 = Access Program Flash or Data EEPROM memory
- bit 5: **Unimplemented**: Read as '0'
- bit 4: **FREE**: FLASH Row Erase Enable bit
 1 = Erase the program memory row addressed by TBLPTR on next WR command (cleared on erase completion)
 0 = Perform write only



**MICROCHIP
MASTER'S**

PIC18F EECON1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFG5	-	FREE	WRERR	WREN	WR	RD
bit7	6	5	4	3	2	1	bit0

bit 3: **WRERR**: FLASH and EEPROM Error Flag Bit

1 = A write operation is prematurely terminated (RESET)

0 = The write operation completed

Note: When WRERR occurs, EEGD and CFG5 are not cleared.

bit 2: **WREN**: FLASH and EEPROM Write Enable Bit

1 = Allows write cycles

0 = Inhibits erases or writes to FLASH and EEPROM

bit 1: **WR**: Write Control Bit

1 = Initiates FLASH erase or write or EEPROM erase/write

0 = The write or erase operation is complete

bit 0: **RD**: Read Control Bit

1 = Initiates an EEPROM read

0 = Does not initiate an EEPROM read



MICROCHIP
MASTER'S

PIC18F REQUIRED SEQUENCE

- **WRITE and ERASE of internal user memory require six instructions as shown below:**
 - **Makes accidental writes and erases highly improbable.**
 - **First instruction following the WR bit set must be NOP. This instruction was pre-fetched and must be discarded.**

```
movlw    55h
movwf    EECON2
movlw    AAh
movwf    EECON2
bsf      EECON1, WR
nop
```



**MICROCHIP
MASTER'S**

PIC18F READ

- **READs performed on bytes**
- **Can READ entire user Program Memory of up to 2M plus:**
 - User ID locations 200000h-200007h
 - CONFIG registers 300000h-30000Dh
 - Device ID registers 3FFFFFFEh,3FFFFFFh
- **To READ Program Memory:**
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Execute one of the TBLRDs
 - TBLRD*, TBLRD*+, TBLRD+*, TBLRD*-
 - result in TABLAT *next instruction cycle*




MICROCHIP
MASTER'S

PIC18F READ

- **READ Code example:**

```
; Load Table Pointer
movlw  UPPER(TBL_ADDR)
movwf  TBLPTRU
movlw  HIGH(TBL_ADDR)
movwf  TBLPTRH
movlw  LOW(TBL_ADDR)
movwf  TBLPTRL
tblrd*
movff  TABLAT, INDF0
```




**MICROCHIP
MASTER'S**

PIC18F ERASE

- **ERASING User memory:**
 - Performed on 64 bytes (32 words)
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Configure EECON1
 - Disable interrupts
 - Perform programming sequence
 - Start erase (Set WR bit)
 - *Internally timed 2 mS (typical)*
 - PROCESSOR 'HALTS', NO CODE EXECUTION
 - TBLPTR 6 LSBs are don't cares



- Re-enable interrupts



MICROCHIP
MASTER'S

PIC18F ERASE

- **ERASE User Memory Code Example:**

```
; Load Table Pointer
    bsf      EECON1,EEPGD
    bcf      EECON1,CFGS
    bsf      EECON1,WREN
    bsf      EECON1,FREE
    bcf      INTCON,GIE
    movlw   55h
    movwf   EECON2
    movlw   AAh
    movwf   EECON2
    bsf      EECON1,WR
    nop
    bsf      INTCON,GIE
    bcf      EECON1,WREN
```




MICROCHIP
MASTER'S

PIC18F WRITE

- **WRITES to User memory:**
 - Performed on 8 bytes (4 words)
 - Load TBLPTRU,TBLPTRH,TBLPTRL
 - Load 8 bytes into write buffers by 8 table write instructions
 - TBLWT*,TBLWT*+,TBLWT*-,TBLWT+*
 - Configure EECON1
 - Disable interrupts
 - Perform programming sequence




MICROCHIP
MASTER'S

PIC18F WRITE

- **WRITES to User memory (cont):**
 - Start write (set WR bit)
 - *Internally timed 2 mS*
 - PROCESSOR 'HALTS', NO CODE EXECUTION
 - TBLPTR 3 LSBs are don't cares



- Re-enable interrupts



MICROCHIP
MASTER'S

PIC18F WRITE

What's wrong with this?

```
; GIVEN:
; FSR0    ->  points to first of 8 bytes of a buffer
;          that will be written
;
; TBLPTR  ->  points to first byte of 8 byte block in
;          internal user memory
;
; COUNTER = 8
; WRITEIT = Correct programming macro
```

WRITE_TO_HREGS

```
    movff  POSTINC0,TABLAT      ; load Holding Regs
    TBLWT*+                    ;
    decfsz COUNTER             ;
    bra    WRITE_TO_HREGS      ;
    WRITEIT                    ; Write Holding Regs
                                ; to user memory
```

- **After the last TBLWT*+, TBLPTR would be pointing to the next 8 bytes block !**



**MICROCHIP
M A S T E R ' S**

Appendix D:

PIC18FXXX

Peripheral

Configuration


Spreadsheet



Spreadsheet Basics

PIC18Fxxx Peripheral Configuration.xls

- Spreadsheet based on Microsoft Excel
- Calculates period, baud rate, operating frequency for the following peripherals:
 - TMR0, TMR1, TMR2 and TMR3 period
 - PWM / CCP0 through PWM / CCP4 frequency
 - A/D conversion period
 - UART Baud Rate
- Contains reference map for Special Function Registers, Pinouts and Instruction Set



MICROCHIP

PWM Configuration Example

Microsoft Excel - PIC18Fxxx Peripheral Configuration.xls

File Edit View Insert Format Tools Data Window Help

Arial 10 B I U Insert Hyperlink

Calculate the Period given PR2										Calculate the Period Register Value needed given a known PWM period					
Place cursor here for CCP1CON bit definitions	Operating Freq. (from Main Page)	Freq OVERRIDE (this page only)	Frequency Used (this page only)	TMR2 Prescale Setting (1, 4, or 16)	PR2 Value	Period (us)	Frequency	Bits of PWM Resolution	Period Desired (us)	Equivalent frequency	Calculated PR2 Value	Percent Error PR2 Rounded down	PR2 Rounded Down Frequency	Percent Error PR2 Rounded Up	PR2 Rounded Up Frequency
ENTER DATA IN GREEN CELLS ONLY	40,000,000	33,333,333	33,333,333	1	0	0.1	10000000	2.0	11	90,909	90.67	-0.7%	91,575	0.4%	90,580
					1	0.2	5000000	3.0							
					2	0.3	3333333	3.6							
					3	0.4	2500000	4.0							
					4	0.5	2000000	4.3							
					5	0.6	1666667	4.6							
					6	0.7	1428571	4.8	77777	12,857	106.14	-0.7%	77,882	0.4%	77,160
					7	0.8	1250000	5.0							
					8	0.9	1111111	5.2							
					9	1	1000000	5.3							
					10	1.1	909091	5.5							
					11	1.2	833333	5.6							
					12	1.3	769231	5.7							
					13	1.4	714286	5.8							
					14	1.5	666667	5.9							
					15	1.6	625000	6.0							
					16	1.7	588235	6.1							
					17	1.8	555556	6.2							
					18	1.9	526316	6.2							
					19	2	500000	6.3							
					20	2.1	476190	6.4							
					21	2.2	454545	6.5							
					22	2.3	434783	6.5							
					23	2.4	416667	6.6							
					24	2.5	400000	6.6							

FIGURE 14-3: SIMPLIFIED PWM BLOCK DIAGRAM

Note: 8-bit timer is concatenated with 2-bit internal Q clock or 2 bits of the prescaler to create 10-bit time-base.

"THIS TRANSMITTAL AND ACCOMPANYING DOCUMENTS ARE INTENDED ONLY AS SUGGESTION. No representation or warranty is given and no liability is assumed by Microchip Technology Inc. with respect to accuracy or use of such information, or infringement of patents arising from such use or otherwise."

Ready