

Using External RAM with PIC17CXX Devices

*Author: Rodger Richey
Advanced Microcontroller
and Technology Division*

Introduction

This Technical Brief shows how to connect a PIC17CXX device to external memory. It also provides instructions and calculations to help determine which speeds of SRAM work with which frequency crystal.

System Configuration

Are you doing FFT's? Storing arrays of data? Typically, low speed designs would use EEPROM to hold the data that is being generated. On the other hand, high speed designs need to use static RAM because of the faster access times. External SRAM can easily be integrated with a PIC17CXX device to create the SRAM bank your design requires. Data storage and retrieval is accomplished through table read and table write instructions.

All the equations for lead timing can also be applied to EPROMs.

The first thing you need to know is how much RAM the system requires. Table 1 shows how much external memory can be used with the PIC17CXX family members. The microcontroller is put into extended microcontroller mode which can access both the internal and external memory. Both the internal and external memory is 16-bits wide.

TABLE 1: INTERNAL/EXTERNAL MEMORY


Device		Size (Words)	Address Range
PIC17C42	Internal	2048	0x0000 - 0x07FF
	External	63488	0x0800 - 0xFFFF
PIC17C43	Internal	4096	0x0000 - 0x0FFF
	External	61440	0x1000 - 0xFFFF
PIC17C44	Internal	8192	0x0000 - 0x1FFF
	External	57344	0x2000 - 0xFFFF

The next step is to connect the external SRAM to the PIC17CXX. Appendix A shows the schematic for connecting two MT5C2568 (32Kx8) SRAM devices to a PIC17C43. The MT5C2568 can be obtained from Micron Semiconductor. The only additional hardware required is two latches (74ACT373s or 74ACT573s). Both chips are octal latches but the 74ACT573 has the inputs and the outputs on opposite sides of the chip which makes interfacing to the microcontroller easier.

READ TIMINGS

Now that we know how to connect the hardware, the next step is to determine the speed grade of the SRAM. Let's first take a look at the read timings. Figure 1 shows a combined timing diagram for the read cycle of a PIC17C4X device and the MT5C2568 SRAM.

FIGURE 1: PIC17C4X/MT5C2568 READ CYCLE TIMING DIAGRAM



The value of TACE shows which speed grade of SRAM is required for the read cycle. Figure 1 has three key locations marked that help define TACE. Table 2 summarizes these locations.

TABLE 2: LOCATION MARKER DESCRIPTIONS FOR FIGURE 1

Location	Description	Value	
1	Address Setup Time. This location marks the spot where the address becomes valid out of the PIC17CXX before ALE goes LOW. (Q2 cycle)	$0.25 * T_{CY} - 10$	time in nanoseconds before the Q3 cycle (TADV2ALL)
2	Propagation delay of the 74ACT573. This is the spot where the address to the SRAM becomes valid. (Q2 cycle)	6	time in nanoseconds before the Q3 cycle (TPD573)
3	Propagation delay of the address decoder. This spot is where the CE signal from the address decoder to the SRAM goes LOW. (Q2 cycle)	TPDGAL	time in nanoseconds before the Q3 cycle

TABLE 3: MEMORY INTERFACE READ REQUIREMENTS

Sym	Characteristic	Min	Typ	Max	Units
TADV2ALL	AD15:AD0 (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	—	—	ns
TALL2ADI	ALE↓ to address out invalid (address hold time)	5*	—	—	ns
TADZ2OEL	AD15:AD0 hi-impedance to \overline{OE} ↓	10	—	—	ns
TADV2OEHL	Data in valid before \overline{OE} ↑ (data setup time)	35	—	—	ns
TOEH2ADI	\overline{OE} ↑ to data in invalid (data hold time)	0	—	—	ns
TOEL	\overline{OE} pulse width	0.5Tcy - 35	—	—	ns
TOE	Output enable access time (\overline{OE} low to Data Valid)	—	—	0.5Tcy - 45	ns
TPD573	Propagation delay input to output	2	6	12	ns
TACC	Address access time	0.75Tcy - 30	—	—	ns
TPDGAL	Propagation delay input to combinatorial output	3	—	7.5 - 25	ns
TLZOE	\overline{OE} to output in Low - Z	0	—	—	ns
TAOE	\overline{OE} access time	—	—	5 - 8	ns
TLZCE	\overline{CE} to output in Low - Z	3	—	—	ns
TACE	\overline{CE} access time	—	—	10 - 25	ns
THZOE	Output disable to output in High - Z	—	—	5 - 7	ns

To determine TACE from Figure 1, the following equation can be used. Each part of the equation is related to a timing parameter or one of the marked locations in Figure 1.

$$\begin{aligned}
 \text{TACE} = & \quad 0.75 * \text{Tcy} - 30 && \text{- Address access time - TACC} \\
 & - 6 && \text{- Propagation delay of the 74ACT573 - TPD573} \\
 & - \text{TPDGAL} && \text{- Propagation delay of the address decoder}
 \end{aligned}$$

Finally, lets find some example speed grades for various crystal frequencies. One thing to remember is that this is only the read timing speed grade. You must also calculate the write timing speed grade. As you can see the speed grade for the SRAM is dependent on the address decoder. Typically, programmable array logic devices such as a 16V8 or a 22V10 are used. The propagation delays of these devices can be anywhere from 5 ns up to 30 ns.

8 MHz (Tcy = 500 ns)	16 MHz (Tcy = 250 ns)	20 MHz (Tcy = 200 ns)	25 MHz (Tcy = 160 ns)
$\text{TACE} = 0.75 * 500 - 30$ $- 6$ $- \text{TPDGAL}$	$\text{TACE} = 0.75 * 250 - 30$ $- 6$ $- \text{TPDGAL}$	$\text{TACE} = 0.75 * 200 - 30$ $- 6$ $- \text{TPDGAL}$	$\text{TACE} = 0.75 * 160 - 30$ $- 6$ $- \text{TPDGAL}$
$\text{TACE} = 345$ $- 6$ $- \text{TPDGAL}$	$\text{TACE} = 157.5$ $- 6$ $- \text{TPDGAL}$	$\text{TACE} = 125$ $- 6$ $- \text{TPDGAL}$	$\text{TACE} = 90$ $- 6$ $- \text{TPDGAL}$
$\text{TACE} = 339 - \text{TPDGAL}$	$\text{TACE} = 151.5 - \text{TPDGAL}$	$\text{TACE} = 119 - \text{TPDGAL}$	$\text{TACE} = 84 - \text{TPDGAL}$

To reduce the total propagation delay of the 74ACT573 and the address decoder, the address/data lines and ALE from the PIC17C4X can be routed to the address decoder. Now the address latches and the address decoding can be performed in parallel.

WRITE TIMINGS

Now that you have determined the read timing speed grade, it is time to calculate the write timing speed grade of the SRAM for your design. Figure 2 shows the combined timings for a write cycle of the PIC17C4X devices and the MT5C2568. Again, there are markings for some key locations which are described in Table 4.

FIGURE 2: PIC17C4X/MT5C2568 WRITE CYCLE TIMING DIAGRAM




TABLE 4: LOCATION MARKER DESCRIPTIONS FOR FIGURE 3

Location	Description	Value	
1	Address Setup Time. This location marks the spot where the address becomes valid out of the PIC17CXX before ALE goes LOW. (Q2 cycle)	$0.25 * T_{CY} - 10$	time in nanoseconds before the Q3 cycle (TADV2ALL)
2	Propagation delay of the 74ACT573. This is the spot where the address to the SRAM becomes valid. (Q2 cycle)	6	time in nanoseconds before the Q3 cycle
3	Propagation delay of the address decoder. This spot is where the CE signal from the address decoder to the SRAM goes LOW. (Q2 cycle)	TPDGAL	time in nanoseconds before the Q3 cycle
4	Write pulse goes LOW. The SRAM specifies that the address at it's inputs must be valid at or before this point. (Q4 cycle)		

TABLE 5: MEMORY INTERFACE WRITE REQUIREMENTS

Sym	Characteristic	Min	Typ	Max	Units
TADV2ALL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	—	—	ns
TALL2ADI	ALE↓ to address out invalid (address hold time)	0	—	—	ns
TADV2WRL	Data out valid to \overline{WR} ↓ (data setup time)	0.25Tcy - 40	—	—	ns
TWRH2ADI	\overline{WR} ↑ to data out invalid (data hold time)	—	0.25Tcy	—	ns
TwRL	\overline{WR} pulse width	—	0.25Tcy	—	ns
TPD573	Propagation delay input to output	2	6	12	ns
TPDGAL	Propagation delay input to combinatorial output	3	—	7.5 - 25	ns
Tds	Data setup time	6 - 10	—	—	ns
TCW	\overline{CE} to end of write	12 - 15	—	—	ns
TAW	Address valid to end of write	7 - 15	—	—	ns
TDH	Data hold time	0	—	—	ns
TWP	\overline{WE} pulse width Low	7 - 15	—	—	ns

The critical timing specification for the write cycle is when the CE signal from the address decoder to the SRAM goes LOW. Typically the SRAM specifies this parameter (TAS for the MT5C2568). The other important SRAM specifications to check against the PIC17C4X are:

- TWP - Write enable LOW pulse width
- Tds - Data setup time, data valid before WE goes HIGH
- TDH - Data hold time, data valid after WE goes HIGH

The following are some calculations for the write cycle of various speed grades. These calculations are used to determine if any of the above specifications are invalid. The Micron MT5C2568 specifies the following values for the above parameters:

TAS - 0 ns min. for all speed grades

TWP - 15 ns min. for the 25 ns speed grade

Tds - 10 ns min. for the 25 ns speed grade

TDH - 0 ns min. for all speed grades

The PIC17C4X specifies the following values:

TWP - 0.25 * Tcy	TwRL
Tds - 0.25 * Tcy - 40 + TWP min.	TADV2WRL
TDH - 0.25 * Tcy	TWRH2ADI

8 MHz (Tcy = 500 ns)	16 MHz (Tcy = 250 ns)	20 MHz (Tcy = 200 ns)	25 MHz (Tcy = 160 ns)
TADV2ALL = 0.25 * 500 - 10	TADV2ALL = 0.25 * 250 - 10	TADV2ALL = 0.25 * 160 - 10	TADV2ALL = 0.25 * 160 - 10
TAS = TADV2ALL	TAS = TADV2ALL	TAS = TADV2ALL	TAS = TADV2ALL
- 6	- 6	- 6	- 6
- TPDGAL	- TPDGAL	- TPDGAL	- TPDGAL
+ Tcy	+ Tcy	+ Tcy	+ Tcy
TwRL = 0.25 * 500	TwRL = 0.25 * 250	TwRL = 0.25 * 160	TwRL = 0.25 * 160
TADV2WRL = 0.25 * 500	TADV2WRL = 0.25 * 250	TADV2WRL = 0.25 * 160	TADV2WRL = 0.25 * 160
- 40 + 0.25 * 500	- 40 + 0.25 * 250	- 40 + 0.25 * 160	- 40 + 0.25 * 160
TWRH2ADI = 0.25 * 500	TWRH2ADI = 0.25 * 250	TWRH2ADI = 0.25 * 160	TWRH2ADI = 0.25 * 160
TADV2ALL = 115	TADV2ALL = 52.5	TADV2ALL = 40	TADV2ALL = 30
TAS = 95	TAS = 32.5	TAS = 20	TAS = 10
- 6	- 6	- 6	- 6
- TPDGAL	- TPDGAL	- TPDGAL	- TPDGAL
+ 125	+ 62.5	+ 50	+ 40
TwRL = 125	TwRL = 62.5	TwRL = 50	TwRL = 40
TADV2WRL = 210	TADV2WRL = 227.5	TADV2WRL = 60	TADV2WRL = 40
TWRH2ADI = 125	TWRH2ADI = 62.5	TWRH2ADI = 50	TWRH2ADI = 40
TADV2ALL = 115	TADV2ALL = 52.5	TADV2ALL = 40	TADV2ALL = 30
TAS = 214 - TPDGAL	TAS = 89 - TPDGAL	TAS = 64 - TPDGAL	TAS = 44 - TPDGAL
TwRL > 15 ns	TwRL > 15 ns	TwRL > 15 ns	TwRL > 15 ns
TADV2WRL > 15 ns	TADV2WRL > 15 ns	TADV2WRL > 15 ns	TADV2WRL > 15 ns
TWRH2ADI > 0 ns	TWRH2ADI > 0 ns	TWRH2ADI > 0 ns	TWRH2ADI > 0 ns


Assuming that a 16V8 with propagation delay of 25 ns is used for the address decoder, you can see that all crystal frequencies have a TAS greater than 0. The other parameters TADV2WRL, TWRH2ADI, and TwRL all have at least 25 ns of spare room. The parameters TADV2WRL, TWRH2ADI, and TwRL were taken from a 25 ns speed grade SRAM. Therefore, all the speed grades of the MT5C2568 can be used for the write cycle of a PIC17C4X with an external oscillator frequency up to 25 MHz.

CONCLUSION

So now that we have done the calculations, let's determine the proper SRAM speed grade for the various frequencies. The only assumption is that a 25 ns 16V8 is used for address decoding.

- 8 MHz can use up to a 300 ns SRAM
- 16 MHz can use up to a 125 ns SRAM
- 20 MHz can use up to a 90 ns SRAM
- 25 MHz can use up to a 50 ns SRAM

APPENDIX A: PIC17C4X EXTERNAL RAM SCHEMATIC





WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-786-7200 Fax: 480-786-7277
Technical Support: 480-786-7627
Web Address: <http://www.microchip.com>

Atlanta

Microchip Technology Inc.
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

Boston

Microchip Technology Inc.
5 Mount Royal Avenue
Marlborough, MA 01752
Tel: 508-480-9990 Fax: 508-480-8575

Chicago

Microchip Technology Inc.
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Microchip Technology Inc.
4570 Westgrove Drive, Suite 160
Addison, TX 75248
Tel: 972-818-7423 Fax: 972-818-2924

Dayton

Microchip Technology Inc.
Two Prestige Place, Suite 150
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

Detroit

Microchip Technology Inc.
Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

Los Angeles

Microchip Technology Inc.
18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338

New York

Microchip Technology Inc.
150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

AMERICAS (continued)

Toronto

Microchip Technology Inc.
5925 Airport Road, Suite 200
Mississauga, Ontario L4V 1W1, Canada
Tel: 905-405-6279 Fax: 905-405-6253

ASIA/PACIFIC

Hong Kong

Microchip Asia Pacific
Unit 2101, Tower 2
Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2-401-1200 Fax: 852-2-401-3431

Beijing

Microchip Technology, Beijing
Unit 915, 6 Chaoyangmen Bei Dajie
Dong Erhuan Road, Dongcheng District
New China Hong Kong Manhattan Building
Beijing 100027 PRC
Tel: 86-10-85282100 Fax: 86-10-85282104

India

Microchip Technology Inc.
India Liaison Office
No. 6, Legacy, Convent Road
Bangalore 560 025, India
Tel: 91-80-229-0061 Fax: 91-80-229-0062

Japan

Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa 222-0033 Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea
Tel: 82-2-554-7200 Fax: 82-2-558-5934

Shanghai

Microchip Technology
RM 406 Shanghai Golden Bridge Bldg.
2077 Yan'an Road West, Hong Qiao District
Shanghai, PRC 200335
Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

ASIA/PACIFIC (continued)

Singapore

Microchip Technology Singapore Pte Ltd.
200 Middle Road
#07-02 Prime Centre
Singapore 188980
Tel: 65-334-8870 Fax: 65-334-8850

Taiwan, R.O.C

Microchip Technology Taiwan
10F-1C 207
Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd.
505 Eskdale Road
Wokingham
Berkshire, England RG41 5TU
Tel: 44 118 921 5858 Fax: 44-118 921-5835

Denmark

Microchip Technology Denmark ApS
Regus Business Centre
Lautrup høj 1-3
Ballerup DK-2750 Denmark
Tel: 45 4420 9895 Fax: 45 4420 9910

France

Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - 1er Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann-Ring 125
D-81739 München, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883

11/15/99



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoc® code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.

All rights reserved. © 1999 Microchip Technology Incorporated. Printed in the USA. 11/99 Printed on recycled paper.

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. in the U.S.A. and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.